	Table 9. Alternate function mapping  ΔF0 ΔF1 ΔF2 ΔF3 ΔF4 ΔF5 ΔF6 ΔF7 ΔF8 ΔF9 ΔF10 ΔF11 ΔF12 ΔF13																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PA0		TIM2_CH1_E TR	TIM 5_CH1	TIM8_ETR				USART2_CTS	UART4_TX			ETH_MII_CRS				EVENTOUT
	PA1		TIM2_CH2	TIM5_CH2					USART2_RTS	UART4_RX			ETH_MII _RX_CLK ETH_RMIIREF _CLK				EVENTOUT
	PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX				ETH_MDIO				EVENTOUT
	PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX			OTG_HS_ULPI_ D0	ETH _MII_COL				EVENTOUT
	PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK					OTG_HS_SO F	DCMI_HSYN C		EVENTOUT
	PA5		TIM2_CH1_E TR		TIM8_CH1N		SPI1_SCK					OTG_HS_ULPI_ CK					EVENTOUT
	PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO				TIM13_CH1				DCMI_PIXCK		EVENTOUT
Port A	PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI				TIM14_CH1		ETH_MII_RX_DV ETH_RMII _CRS_DV				EVENTOUT
	PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK			OTG_FS_SOF					EVENTOUT
	PA9		TIM1_CH2			I2C3_SMB A			USART1_TX						DCMI_D0		EVENTOUT
	PA10		TIM1_CH3						USART1_RX			OTG_FS_ID			DCMI_D1		EVENTOUT
	PA11		TIM1_CH4						USART1_CTS		CAN1_RX	OTG_FS_DM					EVENTOUT
	PA12		TIM1_ETR						USART1_RTS		CAN1_TX	OTG_FS_DP					EVENTOUT
	PA13	JTMS- SWDIO															EVENTOUT
	PA14	JTCK- SWCLK		•													EVENTOUT
	PA15	JTDI	TIM 2_CH1 TIM 2_ETR				SPI1_NSS	SPI3_NSS/ I2S3_WS									EVENTOUT





Table 9. Alternate function mapping (continued)

	-		1		1	1	1	Table 9. Alternat	e function mappin	g (continuea)	1	1					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PB0		TIM1_CH2N	TIM3_CH3	TIM8_CH2N							OTG_HS_ULPI_ D1	ETH _MII_RXD2				EVENTOUT
	PB1		TIM1_CH3N	TIM3_CH4	TIM8_CH3N							OTG_HS_ULPI_ D2	ETH_MII_RXD3				EVENTOUT
	PB2																EVENTOUT
	PB3	JTDO/ TRACES WO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_CK									EVENTOUT
	PB4	NJTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO	I2S3ext_SD								EVENTOUT
	PB5			TIM3_CH2		I2C1_SMB A	SPI1_MOSI	SPI3_MOSI I2S3_SD			CAN2_RX	OTG_HS_ULPI_ D7	ETH_PPS_OUT		DCMI_D10		EVENTOUT
	PB6			TIM4_CH1		I2C1_SCL			USART1_TX		CAN2_TX				DCMI_D5		EVENTOUT
	PB7			TIM4_CH2		I2C1_SDA			USART1_RX					FSMC_NL	DCMI_VSYN C		EVENTOUT
Port B	PB8			TIM4_CH3	TIM10_CH1	I2C1_SCL					CAN1_RX		ETH _MII_TXD3	SDIO_D4	DCMI_D6		EVENTOUT
	PB9			TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS I2S2_WS				CAN1_TX			SDIO_D5	DCMI_D7		EVENTOUT
	PB10		TIM2_CH3			I2C2_SCL	SPI2_SCK I2S2_CK		USART3_TX			OTG_HS_ULPI_ D3	ETH_ MII_RX_ER				EVENTOUT
	PB11		TIM2_CH4			I2C2_SDA			USART3_RX			OTG_HS_ULPI_ D4	ETH _MII_TX_EN ETH _RMII_TX_EN				EVENTOUT
	PB12		TIM1_BKIN			I2C2_SMB A	SPI2_NSS I2S2_WS		USART3_CK		CAN2_RX	OTG_HS_ULPI_ D5	ETH _MII_TXD0 ETH _RMII_TXD0	OTG_HS_ID			EVENTOUT
	PB13		TIM1_CH1N				SPI2_SCK I2S2_CK		USART3_CTS		CAN2_TX	OTG_HS_ULPI_ D6	ETH _MII_TXD1 ETH _RMII_TXD1				EVENTOUT
	PB14		TIM1_CH2N		TIM8_CH2N		SPI2_MISO	I2S2ext_SD	USART3_RTS		TIM12_CH1			OTG_HS_DM			EVENTOUT
	PB15	RTC_ REFIN	TIM1_CH3N		TIM8_CH3N		SPI2_MOSI I2S2_SD				TIM12_CH2			OTG_HS_DP			EVENTOUT

	Table 9. Alternate function mapping (continued)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
Р	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PC0											OTG_HS_ULPI_ STP					EVENTOUT
	PC1												ETH_MDC				EVENTOUT
	PC2						SPI2_MISO	I2S2ext_SD				OTG_HS_ULPI_ DIR	ETH _MII_TXD2				EVENTOUT
	PC3						SPI2_MOSI I2S2_SD					OTG_HS_ULPI_ NXT	ETH _MII_TX_CLK				EVENTOUT
	PC4												ETH_MII_RXD0 ETH_RMII_RXD0				EVENTOUT
	PC5												ETH_MII_RXD1 ETH_RMII_RXD1				EVENTOUT
	PC6			TIM3_CH1	TIM8_CH1		I2S2_MCK			USART6_TX				SDIO_D6	DCMI_D0		EVENTOUT
Port C	PC7			TIM3_CH2	TIM8_CH2			12S3_MCK		USART6_RX				SDIO_D7	DCMI_D1		EVENTOUT
	PC8			TIM3_CH3	TIM8_CH3					USART6_CK				SDIO_D0	DCMI_D2		EVENTOUT
	PC9	MCO2		TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN							SDIO_D1	DCMI_D3		EVENTOUT
	PC10							SPI3_SCK/ I2S3_CK	USART3_TX/	UART4_TX				SDIO_D2	DCMI_D8		EVENTOUT
	PC11						I2S3ext_SD	SPI3_MISO/	USART3_RX	UART4_RX				SDIO_D3	DCMI_D4		EVENTOUT
	PC12							SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX				SDIO_CK	DCMI_D9		EVENTOUT
	PC13																EVENTOUT
	PC14																EVENTOUT
	PC15																EVENTOUT



Table 9. Alternate function mapping (continued) AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 Port AF14 AF15 CAN1/ OTG\_FS/ OTG\_HS TIM8/9/10/1 SPI1/SPI2/ SPI3/I2Sext/ USART1/2/3/ UART4/5/ FSMC/SDIO/ SYS TIM1/2 TIM3/4/5 I2C1/2/3 CAN2/ ETH DCMI 12S2/12S2ext 12S**3** I2S3ext USART6 OTG\_FS TIM12/13/14 PD0 CAN1\_RX FSMC\_D2 **EVENTOUT** PD1 CAN1\_TX FSMC\_D3 EVENTOUT PD2 UART5 RX SDIO CMD DCMI D11 **EVENTOUT** TIM3 ETR PD3 USART2\_CTS FSMC\_CLK EVENTOUT PD4 USART2\_RTS FSMC\_NOE EVENTOUT PD5 USART2\_TX FSMC\_NWE EVENTOUT PD6 USART2\_RX FSMC\_NWAIT EVENTOUT FSMC\_NE1/ FSMC\_NCE2 PD7 USART2\_CK EVENTOUT Port D PD8 USART3\_TX FSMC\_D13 EVENTOUT FSMC\_D14 PD9 USART3\_RX **EVENTOUT** PD10 USART3\_CK FSMC\_D15 EVENTOUT PD11 USART3\_CTS FSMC\_A16 **EVENTOUT** PD12 TIM4 CH1 USART3\_RTS FSMC\_A17 EVENTOUT PD13 EVENTOUT TIM4\_CH2 FSMC\_A18 PD14 TIM4\_CH3 FSMC\_D0 EVENTOUT PD15 FSMC\_D1 EVENTOUT TIM4\_CH4

Pinouts and pin description

	Table 9. Alternate function mapping (continued)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PE0			TIM4_ETR										FSMC_NBL0	DCMI_D2		EVENTOUT
	PE1													FSMC_NBL1	DCMI_D3		EVENTOUT
	PE2	TRACECL K											ETH _MII_TXD3	FSMC_A23			EVENTOUT
	PE3	TRACED0												FSMC_A19			EVENTOUT
	PE4	TRACED1												FSMC_A20	DCMI_D4		EVENTOUT
	PE5	TRACED2			TIM9_CH1									FSMC_A21	DCMI_D6		EVENTOUT
	PE6	TRACED3			TIM9_CH2									FSMC_A22	DCMI_D7		EVENTOUT
Port E	PE7		TIM1_ETR											FSMC_D4			EVENTOUT
	PE8		TIM1_CH1N											FSMC_D5			EVENTOUT
	PE9		TIM1_CH1											FSMC_D6			EVENTOUT
	PE10		TIM1_CH2N											FSMC_D7			EVENTOUT
	PE11		TIM1_CH2											FSMC_D8			EVENTOUT
	PE12		TIM1_CH3N											FSMC_D9			EVENTOUT
	PE13		TIM1_CH3											FSMC_D10			EVENTOUT
	PE14		TIM1_CH4											FSMC_D11			EVENTOUT
	PE15		TIM1_BKIN											FSMC_D12			EVENTOUT
							•										





Table 9. Alternate function mapping (continued) AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 Port AF14 AF15 CAN1/ OTG\_FS/ OTG\_HS TIM8/9/10/1 SPI1/SPI2/ SPI3/I2Sext/ USART1/2/3/ UART4/5/ FSMC/SDIO/ SYS TIM1/2 TIM3/4/5 I2C1/2/3 CAN2/ ETH DCMI 12S2/12S2ext 12S**3** 12S3ext USART6 OTG\_FS TIM12/13/14 I2C2\_SDA PF0 FSMC\_A0 EVENTOUT PF1 I2C2\_SCL FSMC\_A1 EVENTOUT I2C2\_ SMBA FSMC\_A2 EVENTOUT PF2 PF3 FSMC\_A3 EVENTOUT PF4 FSMC\_A4 **EVENTOUT** PF5 FSMC A5 EVENTOUT PF6 TIM10\_CH1 FSMC\_NIORD EVENTOUT FSMC\_NREG PF7 TIM11\_CH1 **EVENTOUT** Port F FSMC\_ NIOWR TIM13\_CH1 EVENTOUT PF8 PF9 TIM14 CH1 FSMC\_CD EVENTOUT PF10 EVENTOUT FSMC\_INTR PF11 DCMI\_D12 EVENTOUT PF12 EVENTOUT FSMC\_A6 PF13 EVENTOUT FSMC\_A7 PF14 FSMC\_A8 EVENTOUT PF15 FSMC\_A9 **EVENTOUT** 

66/185

	Table 9. Alternate function mapping (continued)           AF0         AF1         AF2         AF3         AF4         AF5         AF6         AF7         AF8         AF9         AF10         AF11         AF12         AF13																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PG0													FSMC_A10			EVENTOUT
	PG1													FSMC_A11			EVENTOUT
	PG2													FSMC_A12			EVENTOUT
	PG3													FSMC_A13			EVENTOUT
	PG4													FSMC_A14			EVENTOUT
	PG5													FSMC_A15			EVENTOUT
	PG6													FSMC_INT2			EVENTOUT
	PG7									USART6_CK				FSMC_INT3			EVENTOUT
	PG8									USART6_ RTS			ETH_PPS_OUT				EVENTOUT
Port G	PG9									USART6_RX				FSMC_NE2/ FSMC_NCE3			EVENTOUT
	PG10													FSMC_ NCE4_1/ FSMC_NE3			EVENTOUT
	PG11												ETH _MII_TX_EN ETH _RMII_ TX_EN	FSMC_NCE4_ 2			EVENTOUT
	PG12									USART6_ RTS				FSMC_NE4			EVENTOUT
	PG13									UART6_CTS			ETH _MII_TXD0 ETH _RMII_TXD0	FSMC_A24			EVENTOUT
	PG14									USART6_TX			ETH _MII_TXD1 ETH _RMII_TXD1	FSMC_A25			EVENTOUT
	PG15									USART6_ CTS					DCMI_D13		EVENTOUT

EVENTOUT

DCMI\_D11



Table 9. Alternate function mapping (continued) AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 Port AF14 AF15 CAN1/ CAN2/ SPI1/SPI2/ OTG\_FS/ OTG\_HS FSMC/SDIO/ OTG\_FS TIM8/9/10/1 SPI3/I2Sext/ USART1/2/3/ UART4/5/ SYS TIM1/2 TIM3/4/5 I2C1/2/3 ETH DCMI 12S2/12S2ext 12S**3** I2S3ext USART6 TIM12/13/14 EVENTOUT PH0 PH1 EVENTOUT PH2 ETH MII CRS **EVENTOUT** PH3 ETH \_MII\_COL EVENTOUT OTG\_HS\_ULPI\_ NXT EVENTOUT PH4 I2C2\_SCL PH5 I2C2 SDA EVENTOUT I2C2\_SMB PH6 TIM12\_CH1 ETH \_MII\_RXD2 **EVENTOUT** PH7 I2C3\_SCL ETH \_MII\_RXD3 EVENTOUT Port H DCMI\_HSYN C PH8 I2C3\_SDA EVENTOUT I2C3\_SMB A PH9 TIM12\_CH2 **EVENTOUT** DCMI\_D0 PH10 TIM5\_CH1 DCMI\_D1 EVENTOUT **EVENTOUT** PH11 TIM5\_CH2 DCMI\_D2 PH12 EVENTOUT TIM5\_CH3 DCMI\_D3 PH13 TIM8\_CH1N CAN1\_TX EVENTOUT PH14 TIM8\_CH2N **EVENTOUT** DCMI\_D4

DocID022152 Rev 4

PH15

TIM8\_CH3N

Õ
<u>C</u>
D
0
2
2
_
5
1
ZJ
(m)

68/185

								Table 9. Alternat	e function mappin	g (continued)					1		
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/  2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PI0			TIM5_CH4			SPI2_NSS I2S2_WS								DCMI_D13		EVENTOUT
	PI1						SPI2_SCK I2S2_CK								DCMI_D8		EVENTOUT
	PI2				TIM8_CH4		SPI2_MISO	I2S2ext_SD							DCMI_D9		EVENTOUT
	PI3				TIM8_ETR		SPI2_MOSI I2S2_SD								DCMI_D10		EVENTOUT
	PI4				TIM8_BKIN										DCMI_D5		EVENTOUT
Port I	PI5				TIM8_CH1										DCMI_ VSYNC		EVENTOUT
	PI6				TIM8_CH2										DCMI_D6		EVENTOUT
	PI7				TIM8_CH3										DCMI_D7		EVENTOUT
	PI8																EVENTOUT
	PI9										CAN1_RX						EVENTOUT
	PI10												ETH_MII_RX_ER				EVENTOUT
	PI11											OTG_HS_ULPI_ DIR					EVENTOUT