



# Report

## 1. Chip Layout View :




## 2. Core to IO boundary :




### 3. Core Ring :

- All Ring





- 10 pairs







- Top
- VCC :





- Right
- VCC :







- Left
- VCC :



- BOTTOM
- VCC





## 4. Post-Route setup time analysis :

The screenshot displays the 'Post-route summary' window in Xilinx Vivado. The left pane shows a hierarchical tree of design components, including various logic blocks and registers. The right pane shows the 'Setup views included' section, which lists the setup mode, analysis mode, and various timing parameters. Below this, a table provides a detailed breakdown of the setup analysis results, including the number of nets, the number of violations, and the maximum delay.

Setup mode	all	regreg	default
WNS (ns)	0.483	0.483	3.645
WNS (ns)	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	371	281	370

DRVs	Real	Total
Nr nets (terms)	0 (0)	0 (0)
max_cap	0 (0)	0.000
max_fanout	0 (0)	0.000
max_length	0 (0)	0 (0)

Density: 89.365%

Total number of glitch violations: 0

\*\*\* Design Summary \*\*\*

\*\*\* Design Summary \*\*\*

\*\*\* Design Summary \*\*\*

## 5. Post-Route hold time analysis :

The screenshot displays the 'Post-route summary' window in Xilinx Vivado, showing the 'Hold time analysis' results. The left pane shows the design hierarchy, and the right pane shows the 'Hold views included' section. A table provides a detailed breakdown of the hold analysis results, including the number of nets, the number of violations, and the maximum delay.

Hold mode	all	regreg	default
WNS (ns)	0.231	0.231	0.778
WNS (ns)	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	371	281	370

Density: 89.365%

Reported timing to dir: timingReports

Total CPU time: 7.71 sec

Total Real time: 4.0 sec


Total Memory usage: 2075.0 Mbytes

\*\*\* Design Summary \*\*\*

\*\*\* Design Summary \*\*\*


\*\*\* Design Summary \*\*\*

## 6. DRC result :







## 7. LVS result :




```
ex23@ex23:~/workdir/eda/eda001/ab13/Exercise01_APR2024$ ./lvs
VERIFICATION COMPLETE : 0 VIOLS.
*** End Verify DRC (CPU: 0:00:01.4 ELAPSED TIME: 1.00 MEM: 72.0M) ***
Innovus I> VERIFY_CONNECTIVITY use new engine.
***** Start: VERIFY_CONNECTIVITY *****
Start Time: Wed May 29 23:27:54 2024
Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1241.8000, 1229.8800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:27:54 **** Processed 5000 nets.
Begin Summary
Found no problems or warnings.
End Summary
End Time: Wed May 29 23:27:54 2024
Time Elapsed: 0:00:00.0
***** End: VERIFY_CONNECTIVITY *****
Verification Complete : 0 VIOLS. 0 Wrngs.
(CPU Time: 0:00:00.3 MEM: 0.000M)
Innovus I>
```



## 8. Post Layout simulation result :



## 9. Power result :





## 10. IR Drop Results :

To address this problem, I distributed the power pads evenly in the middle of all four sides, ensuring balanced power distribution and providing even power supply at a minimum level.

