

Report

1. Chip Layout View:




2. Core to IO boundary:




3. Core Ring:

• All Ring





• 10 pairs



Top


• VCC:






Right


• VCC:






Left


• VCC:







BOTTOM

• VCC







4. Post-Route setup time analysis:




5. Post-Route hold time analysis:




DRC result: **6.**




7. LVS result:






8. Post Layout simulation result :



9. Power result:



10. IR Drop Results:

To address this problem, I distributed the power pads evenly in the middle of all four sides, ensuring balanced power distribution and providing even power supply at a minimum level.

