

# 1. Description

## 1.1. Project

Project Name	F446
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	11/15/2023


## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64

## 1.3. Core(s) information

Core(s)	Arm Cortex-M4

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number LQFP64	Pin Name (function after	Pin Type	Alternate Function(s)	Label
	reset)			
1	VBAT	Power		
2	PC13 *	I/O	GPIO_Output	RTC-WAKE-FETGATE
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PH0-OSC_IN	I/O	RCC_OSC_IN	
6	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	PC0	I/O	ADC3_IN10, ADC1_IN10	JP9-THERM
9	PC1	I/O	ADC2_IN11, ADC3_IN11, ADC1_IN11	JP8-THERM
10	PC2	I/O	ADC2_IN12, ADC3_IN12, ADC1_IN12	JP10-THERM
11	PC3	I/O	ADC1_IN13	JP11-THERM
12	VSSA	Power		
13	VDDA	Power		
16	PA2	I/O	USART2_TX	
17	PA3	I/O	USART2_RX	
18	VSS	Power		
19	VDD	Power		
21	PA5 *	I/O	GPIO_Output	M-RESET
22	PA6	I/O	ADC1_IN6, ADC2_IN6	JP34-ACtransfrmr
23	PA7	I/O	ADC1_IN7	PWR12V+
24	PC4	I/O	ADC1_IN14	JP17-SPARE
25	PC5	I/O	ADC2_IN15, ADC1_IN15	JP24-Pressure
26	PB0	I/O	ADC1_IN8	STRING-PLUS
27	PB1	I/O	ADC1_IN9	STRING-MINUS
28	PB2	I/O	TIM2_CH4	HDR-OA3
29	PB10	I/O	TIM2_CH3	
30	VCAP_1	Power		
31	VSS	Power		
32	VDD	Power		
33	PB12 *	I/O	GPIO_Output	LED5-GRN
34	PB13 *	I/O	GPIO_Output	LED6-RED
35	PB14	I/O	TIM12_CH1	OA4
36	PB15	I/O	TIM12_CH2	OA2
37	PC6	I/O	TIM3_CH1	OB3

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
38	PC7	I/O	TIM3_CH2	OB1
39	PC8	I/O	TIM3_CH3	OB2
40	PC9	I/O	TIM3_CH4	OB4
41	PA8	I/O	TIM1_CH1	HDR-OC3
42	PA9	I/O	TIM1_CH2	HDR-OC1
43	PA10	I/O	TIM1_CH3	HDR-OC4
44	PA11	I/O	TIM1_CH4	HDR-OC2
45	PA12 *	I/O	GPIO_Input	Keyswsense
46	PA13	I/O	SYS_JTMS-SWDIO	
47	VSS	Power		
48	VDD	Power		
49	PA14	I/O	SYS_JTCK-SWCLK	
50	PA15	I/O	GPIO_EXTI15	ACzeroxing
51	PC10	I/O	USART3_TX	
52	PC11	I/O	USART3_RX	
53	PC12	I/O	UART5_TX	
54	PD2	I/O	UART5_RX	
55	PB3	I/O	TIM2_CH2	JP21-FETSUB104
56	PB4 *	I/O	GPIO_Input	JP14-IN
57	PB5	I/O	CAN2_RX	
58	PB6	I/O	CAN2_TX	
60	BOOT0	Boot		
61	PB8	I/O	CAN1_RX	
62	PB9	I/O	CAN1_TX	
63	VSS	Power		
64	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



Page 5

# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	F446
Project Folder	/home/deh/GliderWinchItems/bmsmot/emcmmc/F446
Toolchain / IDE	Makefile
Firmware Package Name and Version	STM32Cube FW_F4 V1.26.2
Application Structure	Advanced
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_CAN1_Init	CAN1
5	MX_CAN2_Init	CAN2
6	MX_UART5_Init	UART5
7	MX_USART2_UART_Init	USART2
8	MX_USART3_UART_Init	USART3
9	MX_TIM1_Init	TIM1
10	MX_TIM2_Init	TIM2
11	MX_ADC1_Init	ADC1

Rank	Function Name	Peripheral Instance Name
12	MX_TIM3_Init	TIM3
13	MX_TIM12_Init	TIM12
14	MX_TIM5_Init	TIM5
15	MX_TIM13_Init	TIM13
16	MX_TIM9_Init	TIM9
17	MX_ADC2_Init	ADC2

# 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
MCU	STM32F446RETx
Datasheet	DS10693_Rev6

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	RAM/FLASH/REGON/ART/P REFETCH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	55 μA
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	98.02	104.99
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	4.65 mA
Battery Life	1 month	Average DMIPS	225.0 DMIPS

### 6.6. Chart



# 7. Peripherals and Middlewares Configuration

7.1. ADC1
mode: IN7
mode: IN8
mode: IN9
mode: IN10
mode: IN11
mode: IN12
mode: IN13
mode: IN14

mode: IN15

mode: Vrefint Channel mode: Vbat Channel

7.1.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4 \*

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment

Scan Conversion Mode

Continuous Conversion Mode

Discontinuous Conversion Mode

Disabled

DMA Continuous Requests

Right alignment

Enabled

Enabled

\*

Disabled

Enabled \*

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 12 \*

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel 10 \*
Sampling Time 28 Cycles \*

<u>Rank</u> 2 \*

Channel 11 \*
Sampling Time 28 Cycles \*

<u>Rank</u> 3 \*

Channel 12 \*

Sampling Time 28 Cycles \*

<u>Rank</u> **4** \*

Channel 13 \*

Sampling Time 28 Cycles \*

<u>Rank</u> 5 \*

Channel 14 \*
Sampling Time 28 Cycles \*

Rank 6 \*

Channel 15 \*
Sampling Time 28 Cycles \*

<u>Rank</u> 7 \*

Channel 7

Sampling Time 144 Cycles \*

<u>Rank</u> 8 \*

Channel 8 \*
Sampling Time 28 Cycles \*

Rank 9 \*

Channel 9 \*
Sampling Time 28 Cycles \*

Rank10 \*ChannelChannel 7Sampling Time28 Cycles \*

<u>Rank</u> 11 \*

Channel Vbat \*
Sampling Time Channel Vbat \*

Rank 12 \*

Channel Vrefint \*

Sampling Time 144 Cycles \*

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

## 7.2. ADC2

mode: IN6

#### 7.2.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4 \*

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment
Scan Conversion Mode Enabled \*

Continuous Conversion Mode Enabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled \*

End Of Conversion Selection EOC flag at the end of all conversions \*

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel 6

Sampling Time 28 Cycles \*

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.3. CAN1

mode: Activated

7.3.1. Parameter Settings:

**Bit Timings Parameters:** 

Prescaler (for Time Quantum) 10 \*

Time Quantum 222.2222222222 \*

Time Quanta in Bit Segment 1 6 Times \*
Time Quanta in Bit Segment 2 2 Times \*
Time for one Bit 1999.99 \*

Baud Rate 500000 \*

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

Automatic Retransmission

Enable \*

Receive Fifo Locked Mode

Disable

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.4. CAN2

mode: Activated

#### 7.4.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 10 \*

Time Quantum 222.22222222222 \*

Time Quanta in Bit Segment 1 6 Times \*

Time Quanta in Bit Segment 2 2 Times \*

Time for one Bit 1999.99 \*

Baud Rate 500000 \*

ReSynchronization Jump Width 2 Times \*

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

Automatic Retransmission

Enable \*

Receive Fifo Locked Mode

Disable

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.5. RCC

# High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

#### 7.5.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Enabled

#### 7.6. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM14** 

#### 7.7. TIM1

Clock Source: Internal Clock
Channel1: Output Compare CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

#### 7.7.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 36000 \*
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable BRK Polarity High

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

**Output Compare Channel 1:** 

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable
CH Polarity High
CH Idle State Reset

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State Reset

**PWM Generation Channel 4:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

7.8. TIM2

Clock Source: Internal Clock
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 2 \*
Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 36000 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 4:** 

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

#### 7.9. TIM3

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 36000 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 3:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 4:**

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

#### 7.10. TIM5

mode: Clock Source

**Channel1: Output Compare No Output** 

7.10.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 9000 \*

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 4294967295
Internal Clock Division (CKD) No Division
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Output Compare No Output Channel 1:** 

Mode Frozen (used for Timing base)

Pulse (32 bits value) 0

Output compare preload Disable CH Polarity High

#### 7.11. TIM9

mode: Clock Source mode: One Pulse Mode 7.11.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

auto-reload preload

possible

#### 7.12. TIM12

mode: Clock Source

Channel1: PWM Generation CH1
Channel2: PWM Generation CH2

#### 7.12.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 36000 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### 7.13. TIM13

mode: Activated

**Channel1: Output Compare No Output** 

#### 7.13.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

Auto-reload preload

Disable

#### **Output Compare No Output Channel 1:**

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable CH Polarity High

7.14. UART5

**Mode: Asynchronous** 

7.14.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive Only \*

Over Sampling 16 Samples

7.15. USART2

**Mode: Asynchronous** 

7.15.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.16. USART3

**Mode: Asynchronous** 

7.16.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.17. FREERTOS

Interface: CMSIS\_V1

#### 7.17.1. Config parameters:

API:

FreeRTOS API CMSIS v1

Versions:

FreeRTOS version 10.3.1 CMSIS-RTOS version 1.02

MPU/FPU:

ENABLE\_MPU Disabled ENABLE\_FPU Disabled

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000

MAX\_PRIORITIES 7

MINIMAL\_STACK\_SIZE 128

MAX\_TASK\_NAME\_LEN 16

USE\_16\_BIT\_TICKS Disabled

IDLE\_SHOULD\_YIELD Enabled

USE\_MUTEXES Enabled

USE\_RECURSIVE\_MUTEXES Disabled
USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled
ENABLE\_BACKWARD\_COMPATIBILITY Enabled
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled
USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled
RECORD\_STACK\_HIGH\_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 15360

Memory Management scheme heap\_4

Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

Added with 10.2.1 support:

MESSAGE\_BUFFER\_LENGTH\_TYPE size\_t
USE\_POSIX\_ERRNO Disabled

#### 7.17.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled Enabled uxTaskPriorityGet vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Disabled Enabled vTaskDelay xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled Disabled xQueueGetMutexHolder xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled Disabled uxTaskGetStackHighWaterMarkx Task Get Current Task HandleDisabled

eTaskGetState Disabled
xEventGroupSetBitFromISR Disabled
xTimerPendFunctionCall Disabled
xTaskAbortDelay Disabled
xTaskGetHandle Disabled
uxTaskGetStackHighWaterMark2 Disabled

### 7.17.3. Advanced settings:

Newlib settings (see parameter description first):

USE\_NEWLIB\_REENTRANT Disabled

Project settings (see parameter description first):

Use FW pack heap file Enabled

<sup>\*</sup> User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC0	ADC1_IN10	Analog mada	No pull-up and no pull-down	n/a	JP9-THERM
ADCI		_	Analog mode	No pull-up and no pull-down		
	PC1	ADC1_IN11	Analog mode	· · · · · · · · · · · · · · · · · · ·	n/a	JP8-THERM
	PC2	ADC1_IN12	Analog mode	No pull-up and no pull-down	n/a	JP10-THERM
	PC3	ADC1_IN13	Analog mode	No pull-up and no pull-down	n/a	JP11-THERM
	PA6	ADC1_IN6	Analog mode	No pull-up and no pull-down	n/a	JP34-ACtransfrmr
	PA7	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	PWR12V+
	PC4	ADC1_IN14	Analog mode	No pull-up and no pull-down	n/a	JP17-SPARE
	PC5	ADC1_IN15	Analog mode	No pull-up and no pull-down	n/a	JP24-Pressure
	PB0	ADC1_IN8	Analog mode	No pull-up and no pull-down	n/a	STRING-PLUS
	PB1	ADC1_IN9	Analog mode	No pull-up and no pull-down	n/a	STRING-MINUS
ADC2	PC1	ADC2_IN11	Analog mode	No pull-up and no pull-down	n/a	JP8-THERM
	PC2	ADC2_IN12	Analog mode	No pull-up and no pull-down	n/a	JP10-THERM
	PA6	ADC2_IN6	Analog mode	No pull-up and no pull-down	n/a	JP34-ACtransfrmr
	PC5	ADC2_IN15	Analog mode	No pull-up and no pull-down	n/a	JP24-Pressure
CAN1	PB8	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB9	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
CAN2	PB5	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB6	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	HDR-OC3
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	HDR-OC1

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	HDR-OC4
	PA11	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	HDR-OC2
TIM2	PB2	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	HDR-OA3
	PB10	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	JP21-FETSUB104
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	OB3
	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	OB1
	PC8	TIM3_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	OB2
	PC9	TIM3_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	OB4
TIM12	PB14	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	OA4
	PB15	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	OA2
UART5	PC12	UART5_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD2	UART5_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART3	PC10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PC13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	RTC-WAKE-FETGATE
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	M-RESET
	PB12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED5-GRN
	PB13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED6-RED
	PA12	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	Keyswsense
	PA15	GPIO_EXTI15	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	ACzeroxing
	PB4	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	JP14-IN

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
UART5_RX	DMA1_Stream0	Peripheral To Memory	Low
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low
USART3_TX	DMA1_Stream3	Memory To Peripheral	Low
ADC1	DMA2_Stream0	Peripheral To Memory	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
ADC2	DMA2_Stream2	Peripheral To Memory	Low

### UART5\_RX: DMA1\_Stream0 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte

Byte

Memory Data Width:

#### USART2\_TX: DMA1\_Stream6 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

## USART3\_RX: DMA1\_Stream1 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

## USART3\_TX: DMA1\_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### ADC1: DMA2\_Stream0 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Half Word
Memory Data Width: Half Word

#### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### ADC2: DMA2\_Stream2 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Half Word
Memory Data Width: Half Word

## 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream0 global interrupt	true	5	0
DMA1 stream1 global interrupt	true	5	0
DMA1 stream3 global interrupt	true	5	0
DMA1 stream5 global interrupt	true	5	0
DMA1 stream6 global interrupt	true	5	0
CAN1 TX interrupt	true	5	0
CAN1 RX0 interrupt	true	5	0
CAN1 RX1 interrupt	true	5	0
TIM1 break interrupt and TIM9 global interrupt	true	8	0
USART2 global interrupt	true	5	0
USART3 global interrupt	true	5	0
EXTI line[15:10] interrupts	true	2	0
TIM8 update interrupt and TIM13 global interrupt	true	8	0
TIM8 trigger and commutation interrupts and TIM14 global interrupt	true	15	0
TIM5 global interrupt	true	8	0
UART5 global interrupt	true	5	0
DMA2 stream0 global interrupt	true	5	0
DMA2 stream2 global interrupt	true	5	0
CAN2 TX interrupt	true	5	0
CAN2 RX0 interrupt	true	5	0
CAN2 RX1 interrupt	true	5	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 interrupts	unused		
CAN1 SCE interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM1 trigger and commutation interrupts and TIM11 global interrupt		unused	
TIM1 capture compare interrupt		unused	
TIM2 global interrupt	unused		
TIM3 global interrupt		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
CAN2 SCE interrupt	unused		
FPU global interrupt		unused	

# 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
DMA1 stream0 global interrupt	false	true	true
DMA1 stream1 global interrupt	false	true	true
DMA1 stream3 global interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true
DMA1 stream6 global interrupt	false	true	true
CAN1 TX interrupt	false	true	true
CAN1 RX0 interrupt	false	true	true
CAN1 RX1 interrupt	false	true	true
TIM1 break interrupt and TIM9 global interrupt	false	true	true
USART2 global interrupt	false	true	true
USART3 global interrupt	false	true	true
EXTI line[15:10] interrupts	false	true	true
TIM8 update interrupt and TIM13 global interrupt	false	true	true
TIM8 trigger and commutation interrupts and TIM14 global interrupt	false	true	true
TIM5 global interrupt	false	true	true
UART5 global interrupt	false	true	true
DMA2 stream0 global interrupt	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
DMA2 stream2 global interrupt	false	true	true
CAN2 TX interrupt	false	true	true
CAN2 RX0 interrupt	false	true	true
CAN2 RX1 interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

9.1. Category view

9.1.1. Current

## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00141306.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00135183.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00155929.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00154959.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00161778.pdf http://www.st.com/resource/en/application\_note/DM00213525.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application\_note/DM00227538.pdf Application note http://www.st.com/resource/en/application\_note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00257177.pdf Application note Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00373474.pdf http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf