

# 1. Description

# 1.1. Project

Project Name	drum
Board Name	custom
Generated with:	STM32CubeMX 6.0.1
Date	10/22/2020


## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100

# 1.3. Core(s) information

Core(s)	Arm Cortex-M4

# 2. Pinout Configuration



# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after		Function(s)	
	reset)			
4	PE5	I/O	TIM9_CH1	Stepper_PU
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	TIM5_CH1	encodectrA
24	PA1	I/O	TIM5_CH2	encodectrB
25	PA2	I/O	TIM2_CH3	encodertimeA
26	PA3	I/O	TIM2_CH4	encodertimeB
27	VSS	Power		
28	VDD	Power		
29	PA4	I/O	ADC1_IN4	stepperV
31	PA6	I/O	TIM13_CH1	fieldfetdrive
32	PA7	I/O	ADC1_IN7	Reg5v
33	PC4	I/O	ADC1_IN14	SpareV
35	PB0 *	I/O	GPIO_Output	Stepper_DR
36	PB1 *	I/O	GPIO_Output	Stepper_MF
38	PE7	I/O	GPIO_EXTI7	ManualSw_left_NO
39	PE8	I/O	GPIO_EXTI8	ManualSw_right_NO
40	PE9 *	I/O	GPIO_Input	ManualSw_NO
41	PE10	I/O	GPIO_EXTI10	LimitSw_inside_NO
42	PE11	I/O	GPIO_EXTI11	LimitSw_inside_NC
43	PE12	I/O	GPIO_EXTI12	LimitSw_outside_NO
44	PE13	I/O	GPIO_EXTI13	LimitSw_outside_NC
45	PE14	I/O	GPIO_EXTI14	OverrunSwes_NO
49	VCAP_1	Power		
50	VDD	Power		
59	PD12 *	I/O	GPIO_Output	LED GREEN
60	PD13 *	I/O	GPIO_Output	LED ORANGE
61	PD14 *	I/O	GPIO_Output	LED RED

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
62	PD15 *	I/O	GPIO_Output	LED BLUE
63	PC6	I/O	TIM3_CH1	LimitSw_inside_NO
64	PC7	I/O	TIM3_CH2	LimitSw_inside_NC
65	PC8	I/O	TIM3_CH3	LimitSw_outside_NO
66	PC9	I/O	TIM3_CH4	LimitSw_outside_NC
72	PA13	I/O	SYS_JTMS-SWDIO	
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	
78	PC10	I/O	USART3_TX	
79	PC11	I/O	USART3_RX	
81	PD0	I/O	CAN1_RX	
82	PD1	I/O	CAN1_TX	
89	PB3	I/O	TIM2_CH2	encodertimeZ
94	воото	Boot		
99	VSS	Power		
100	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	drum
Project Folder	/home/deh/GliderWinchItems/drum
Toolchain / IDE	Makefile
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.0
Application Structure	Basic
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_CAN1_Init	CAN1
5	MX_USART3_UART_Init	USART3
6	MX_TIM2_Init	TIM2
7	MX_TIM5_Init	TIM5
8	MX_TIM9_Init	TIM9
9	MX_TIM13_Init	TIM13
10	MX_TIM3_Init	TIM3
11	MX_ADC1_Init	ADC1

drum Proje	ct
Configuration Repo	ort

# 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	DS8626_Rev8

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


# 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	168 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	280 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	210.0	0.0
Ta Max	98.47	104.96
Category	In DS Table	In DS Table

### 6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

## 6.6. Chart



# 7. IPs and Middleware Configuration

7.1. ADC1 mode: IN4 mode: IN7 mode: IN14

mode: Temperature Sensor Channel

mode: Vrefint Channel7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment

Scan Conversion Mode

Continuous Conversion Mode

Discontinuous Conversion Mode

Right alignment

Enabled

Enabled

Disabled

DMA Continuous Requests

Enabled \*

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 5 \*

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel 4

Sampling Time 480 Cycles \*

<u>Rank</u> **2** \*

Channel 4

Sampling Time 480 Cycles \*

<u>Rank</u> 3 \*

Channel 4

Sampling Time 480 Cycles \*

<u>Rank</u> **4** \*

Channel 4

Sampling Time 480 Cycles \*

<u>Rank</u> 5 \*

Channel 4

Sampling Time 480 Cycles \*

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. CAN1

mode: Mode

7.2.1. Parameter Settings:

**Bit Timings Parameters:** 

Prescaler (for Time Quantum) 12 \*

Time Quantum 285,7142857142857 \*

Time Quanta in Bit Segment 1 5 Times \*

Time Quanta in Bit Segment 2 1 Time

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

Disable

Automatic Retransmission

Disable

Receive Fifo Locked Mode

Disable

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

7.3. **GPIO** 

7.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.4.1. Parameter Settings:

**System Parameters:** 

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled

Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.5. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM12** 

7.6. TIM2

Channel1: Output Compare No Output Channel2: Input Capture direct mode Channel3: Input Capture direct mode Channel4: Input Capture direct mode

7.6.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 4294967295
Internal Clock Division (CKD) No Division
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Output Compare No Output Channel 1:** 

Mode Frozen (used for Timing base)

Pulse (32 bits value) 0

Output compare preload Disable
CH Polarity High

Input Capture Channel 2:

Polarity Selection Both Edges \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 3:** 

Polarity Selection Both Edges \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 4:** 

Polarity Selection Both Edges \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

7.7. TIM3

Clock Source : Internal Clock

Channel1: Input Capture direct mode Channel2: Input Capture direct mode Channel3: Input Capture direct mode Channel4: Input Capture direct mode

7.7.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 2:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value)	0
Input Capture Channel 3:	
Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0
Input Capture Channel 4:	
Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0
7.8. TIM5	
Combined Channels: Encoder Mod	de .
7.8.1. Parameter Settings:	
7.0.1. Farameter Settings.	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

#### 7.9. TIM9

mode: Clock Source

**Channel1: PWM Generation CH1** 

mode: One Pulse Mode7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 1680 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 504 \*

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### 7.10. TIM13

mode: Activated

**Channel1: PWM Generation CH1** 

#### 7.10.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 21000 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

#### 7.11. USART3

### **Mode: Asynchronous**

### 7.11.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.12. FREERTOS

Interface: CMSIS\_V1

#### 7.12.1. Config parameters:

API:

FreeRTOS API CMSIS v1

Versions:

FreeRTOS version 10.2.1 CMSIS-RTOS version 1.02

MPU/FPU:

ENABLE\_MPU Disabled ENABLE\_FPU Disabled

Kernel settings:

USE\_RECURSIVE\_MUTEXES

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ

MAX\_PRIORITIES

7

MINIMAL\_STACK\_SIZE

96 \*

MAX\_TASK\_NAME\_LEN

USE\_16\_BIT\_TICKS

IDLE\_SHOULD\_YIELD

USE\_MUTEXES

512 \*

7

Disabled

Enabled

Disabled

USE\_COUNTING\_SEMAPHORES Disabled QUEUE\_REGISTRY\_SIZE 12 \* USE\_APPLICATION\_TASK\_TAG Disabled Enabled ENABLE\_BACKWARD\_COMPATIBILITY USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled Disabled USE\_TICKLESS\_IDLE Enabled USE\_TASK\_NOTIFICATIONS Disabled RECORD\_STACK\_HIGH\_ADDRESS

#### **Memory management settings:**

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 32768 \*

Memory Management scheme heap\_4

#### Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Option2 \*

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled
MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Enabled \*

TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10
TIMER\_TASK\_STACK\_DEPTH 192

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### Added with 10.2.1 support:

MESSAGE\_BUFFER\_LENGTH\_TYPE size\_t
USE\_POSIX\_ERRNO Disabled

#### 7.12.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Disabled \* Disabled vTaskCleanUpResources Enabled vTaskSuspend vTaskDelayUntil Enabled \* vTaskDelay Enabled Enabled xTaskGetSchedulerState xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled Disabled xSemaphoreGetMutexHolder pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Enabled \* xTaskGetCurrentTaskHandle Enabled \* Disabled eTaskGetState Disabled  $x \\ Event Group Set Bit From ISR$ Disabled xTimerPendFunctionCall Disabled xTaskAbortDelay

#### 7.12.3. Advanced settings:

uxTaskGetStackHighWaterMark2

xTaskGetHandle

Newlib settings (see parameter description first):

Disabled

Disabled

USE\_NEWLIB\_REENTRANT Disabled

Project settings (see parameter description first):

Use FW pack heap file Enabled

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA4	ADC1_IN4	Analog mode	No pull-up and no pull-down	n/a	stepperV
	PA7	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	Reg5v
	PC4	ADC1_IN14	Analog mode	No pull-up and no pull-down	n/a	SpareV
CAN1	PD0	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM2	PA2	TIM2_CH3	Alternate Function Open Drain *	Pull-up *	Low	encodertimeA
	PA3	TIM2_CH4	Alternate Function Open Drain *	Pull-up *	Low	encodertimeB
	PB3	TIM2_CH2	Alternate Function Open Drain *	Pull-up *	Low	encodertimeZ
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	Pull-up *	Low	LimitSw_inside_NO
	PC7	TIM3_CH2	Alternate Function Push Pull	Pull-up *	Low	LimitSw_inside_NC
	PC8	TIM3_CH3	Alternate Function Push Pull	Pull-up *	Low	LimitSw_outside_NO
	PC9	TIM3_CH4	Alternate Function Push Pull	Pull-up *	Low	LimitSw_outside_NC
TIM5	PA0-WKUP	TIM5_CH1	Alternate Function Push Pull	Pull-up *	Low	encodectrA
	PA1	TIM5_CH2	Alternate Function Push Pull	Pull-up *	Low	encodectrB
TIM9	PE5	TIM9_CH1	Alternate Function Push Pull	Pull-up *	Very High	Stepper_PU
TIM13	PA6	TIM13_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	fieldfetdrive
USART3	PC10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					*	
GPIO	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Medium *	Stepper_DR
	PB1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Stepper_MF
	PE7	GPIO_EXTI7	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	ManualSw_left_NO
	PE8	GPIO_EXTI8	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	ManualSw_right_NO
	PE9	GPIO_Input	Input mode	Pull-up *	n/a	ManualSw_NO
	PE10	GPIO_EXTI10	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	LimitSw_inside_NO
	PE11	GPIO_EXTI11	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	LimitSw_inside_NC
	PE12	GPIO_EXTI12	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	LimitSw_outside_NO
	PE13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	LimitSw_outside_NC
	PE14	GPIO_EXTI14	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	OverrunSwes_NO
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED GREEN
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED ORANGE
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED RED
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED BLUE

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low
USART3_TX	DMA1_Stream3	Memory To Peripheral	Low
ADC1	DMA2_Stream0	Peripheral To Memory	Low

#### USART3\_RX: DMA1\_Stream1 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### USART3\_TX: DMA1\_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### ADC1: DMA2\_Stream0 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Half Word
Memory Data Width: Half Word

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	15	0	
System tick timer	true	15	0	
DMA1 stream1 global interrupt	true	10	0	
DMA1 stream3 global interrupt	true	10	0	
ADC1, ADC2 and ADC3 global interrupts	true	7	0	
CAN1 TX interrupts	true	7	0	
CAN1 RX0 interrupts	true	7	0	
CAN1 RX1 interrupt	true	7	0	
TIM1 break interrupt and TIM9 global interrupt	true	6	0	
TIM2 global interrupt	true	2	0	
USART3 global interrupt	true	8	0	
EXTI line[15:10] interrupts	true	5	0	
TIM8 break interrupt and TIM12 global interrupt	true	0	0	
DMA2 stream0 global interrupt	true	7	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
CAN1 SCE interrupt	unused			
EXTI line[9:5] interrupts	unused			
TIM3 global interrupt	unused			
TIM8 update interrupt and TIM13 global interrupt	unused			
TIM5 global interrupt	unused			
FPU global interrupt	unused			

# 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Memory management fault	true	true	false
Pre-fetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	false	false
Debug monitor	true	true	false
Pendable request for system service	true	false	false
System tick timer	true	false	false
DMA1 stream1 global interrupt	true	true	true
DMA1 stream3 global interrupt	true	true	true
ADC1, ADC2 and ADC3 global interrupts	true	true	true
CAN1 TX interrupts	true	true	true
CAN1 RX0 interrupts	true	true	true
CAN1 RX1 interrupt	true	true	true
TIM1 break interrupt and TIM9 global interrupt	true	true	true
TIM2 global interrupt	true	true	true
USART3 global interrupt	true	true	true
EXTI line[15:10] interrupts	true	true	true
TIM8 break interrupt and TIM12 global interrupt	true	true	true
DMA2 stream0 global interrupt	true	true	true

<sup>\*</sup> User modified value

# 9. System Views

9.1. Category view

9.1.1. Current



# 10. Software Pack Report

## 10.1. Software Pack selected

Vendor	Name	Version	Component
STMicroelectronic	FreeRTOS	0.0.1	Class : CMSIS
S			Group : RTOS
			SubGroup :
			FreeRTOS
			Version : 10.2.0
			Class : RTOS
			Group : Core
			Version : 10.2.0

## 11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00037051.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00031020.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00037591.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00025071.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00050879.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf http://www.st.com/resource/en/application\_note/DM00154959.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf Application note http://www.st.com/resource/en/application\_note/DM00213525.pdf http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application note/DM00226326.pdf Application note http://www.st.com/resource/en/application note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00263732.pdf Application note http://www.st.com/resource/en/application\_note/DM00281138.pdf Application note http://www.st.com/resource/en/application\_note/DM00296349.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf http://www.st.com/resource/en/application\_note/DM00373474.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf