Encoders and Decoders

Overview

Binary decoders

- Converts an n-bit code to a single active output
- Can be developed using AND/OR gates
- Can be used to implement logic circuits.


Binary encoders

- Converts one of 2ⁿ inputs to an n-bit output
- Useful for compressing data
- Can be developed using AND/OR gates

Both encoders and decoders are extensively used in digital systems

Binary Decoder

- ° Black box with n input lines and 2ⁿ output lines
- ° Only one output is a 1 for any given input





2-to-4 Binary Decoder

Truth Table:

\mathbf{X}	Y	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$
0	0	1 0 0 0	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

- From truth table, circuit for 2x4 decoder is:
- Note: Each output is a 2variable minterm (X'Y', X'Y, XY' or XY)







3-to-8 Binary Decoder

Truth Table:

X	y	Z	$\mathbf{F_0}$	$\mathbf{F_1}$	\mathbf{F}_2	\mathbf{F}_3	$\mathbf{F_4}$	\mathbf{F}_{5}	$\mathbf{F_6}$	\mathbf{F}_{7}
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
			0				0		0	0
0	1	1	0	0	0	1	0	0	0	0
			0					0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0				0	0	1	0
1	1	1	0	0	0	0	0	0	0	1





Implementing Functions Using Decoders

- Any n-variable logic function can be implemented using a single n-to-2ⁿ decoder to generate the minterms
 - OR gate forms the sum.
 - The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate.
- Outputs and a circuit with n inputs and m outputs can be implemented with an n-to-2ⁿ decoder with m OR gates.
- ° Suitable when a circuit has many outputs, and each output function is expressed with few minterms.


Implementing Functions Using Decoders

° Example: Full adder

$$S(x, y, z) = \Sigma (1,2,4,7)$$

$$C(x, y, z) = \Sigma (3,5,6,7)$$

X	y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Building a Binary Decoder with NAND Gates

- Start with a 2-bit decoder
 - Add an enable signal (E)

Note: use of NANDs

only one 0 active!



(a) Logic diagram

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

Use two 3 to 8 decoders to make 4 to 16 decoder

- ° Enable can also be active high
- In this example, only one decoder can be active at a time.
- ° x, y, z effectively select output line for w





Fig. 4-20 4×16 Decoder Constructed with Two 3×8 Decoders

Encoders

o If the a decoder's output code has fewer bits than the input code, the device is usually called an encoder.


- ° The simplest encoder is a 2ⁿ-to-n binary encoder
 - One of 2ⁿ inputs = 1
 - Output is an n-bit binary number



8-to-3 Binary Encoder

At any one time, only one input line has a value of 1.

		Outputs						
I_0	I 1	I 2	I 3	I 4	I 5	I 6	I 7	y_2 y_1 y_0
1	0	0	0	0	0	0	0	0 0 0
0	1	0	0	0	0	0	0	0 0 1
0	0	1	0	0	0	0	0	0 1 0
0	0	0	1	0	0	0	0	0 1 1
0	0	0	0	1	0	0	0	1 0 0
0	0	0	0	0	1	0	0	1 0 1
0	0	0	0	0	0	1	0	1 1 0
0	0	0	0	0	0	0	1	1 1 1



8-to-3 Priority Encoder

- What if more than one input line has a value of 1?
- Ignore "lower priority" inputs.
- Idle indicates that no input is a 1.
- Note that polarity of Idle is opposite from Table 4-8 in Mano

Inputs								Outputs			
$\overline{\mathbf{I}_{0}}$	I 1	I 2	I 3	Ι 4	I 5	I 6	I 7	\mathbf{y}_2	$\mathbf{y_1}$	y_0	Idle
0	0.	0	0	0	0.	0	0	X	X	X	1
1	0	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	1	0
X	X	1	0	0	0	0	0	0	1	0	0
X	X	X	1	0	0	0	0	0	1	1	0
X	X	X	X	1	0	0	0	1	0	0	0
X	X	X	X	X	1	0	0	1	0	1	0
X	X	X	X	X	X	1	0	1	1	0	0
X	X	X	X	X	X	X	1	1	1	1	0

Summary

- Decoder allows for generation of a single binary output from an input binary code
 - For an n-input binary decoder there are 2ⁿ outputs
- Decoders are widely used in storage devices (e.g. memories)
 - We will discuss these in a few weeks
- ° Encoders all for data compression
- Priority encoders rank inputs and encode the highest priority input
- ° Next time: storage elements!