

Grant Lance

ECE 474 Spring 2024

Homework Assignment 4

### **AES Encryption**

Overall this testing confirmation doc is shorter than the last few, namely as there is only one block that needs to be tested/confirmed. This document will contain all relevant testing results, comments, and an appendix where handwritten notes will be saved.


#### **1) AES.v**


- a) This is a breakdown of the elements that make up the Verilog code for this block. It is copy and pasted from the comments section of AES.v:
  - i) In order to do the looping correctly roundCount, finalround, giveoutput, and waitforme flags will be used. Essentially, the idea of the waitforme flag is to raise a flag that on the next cycle the AES block can grab. If you nest “if” statements inside of another that looks for this flag you can shift between performing two operations. One operation when you meet your flag condition and another when the program goes to the else section of that if. The two operations that the block will shift between is checking for if cipher output is necessary/normal round to round operation, and outputting the cipher when done encrypting.
  - ii) roundCount will be used to monitor the round number and make sure that the correct amount of encryption cycles are ran and that the correct flags get raised so that the ciphertex it output
  - iii) giveoutput will be a flag to signal that the ciphertext will be expected as output that same round. as waitforme will be 0 at the start of round 10, the block will attempt to execute everything nested under if(waitforme == 0). When none of the statements pass, the block will then move on to check for the status of round 10. Because this is in the else outside of these if statements, it will be able to respond to this change.

- iv) finalround will be a flag that is used in conjunction with giveoutput. Becuase of this, the flag will be raised on round 9 (when roundCount ==9 ); so that when the ttables lookup the the entries for this round, they grab the correct bits. To do this the finalround is concatonated on the head (the leftmost bit) of TXXin
- v) the buffers Ax/Ex will contain 32 bit chunks of the 128 bit plaintext. this follows the encryption operations outlined in the paper given.more notes on the operations of encryption included in testing doc appendix



## 2) tb\_AES.v

- a) The screenshots below show a successful run of AES verified with the testbench. When the valid flag is raised E0,1,2,3 are concatenated and pushed to the ciphertext output. The correct output can be seen - 0c539cf87c1153f75c4e5e809ff7dd2dc.





- b) After meeting with Jun, he said that the output was incorrect. This was due to some timing issues that I knew I had, but was unfamiliar with how to solve. With output registers attached the BRAM takes two clock cycles to deliver the correct output. Either removing them or modifying the clock speed given to the BRAM will fix this. For simplicity I opted to just remove the output registers. Below are screenshots showing the correct output- 76d0627da1d290436e21a4af7fca94b7. Note they also show the timing issue has been resolved.



### **3) Appendix**




# 474 HA4 BRAM AES Encryption

10 encryption rounds

128 bit block (plaintext)  $\rightarrow$  ciphertext

Key  $\rightarrow$  32 char from BRAM  $\rightarrow$  32 char In/Out

four signals for each round



do ~~then~~ a total of <sup>9</sup> times  
(10 rounds)

$e0\_1 = In[31..0]$  &  $e2\_1 = In[95:64]$


$e1\_1 = In[63:32]$  &  $e3\_1 = In[127:96]$

from plaintext  $In[127:0]$

first need to AddRoundKey  
 $\rightarrow$  total of 20 BRAM / T-table

- the first round will be ~~adding~~ the ~~first round~~ 128 bit plaintext with  $K1$  (the first round key) added
- the next 9 rounds will perform SubBytes, ShiftRows, MixColumns then AddRoundKey
- the final round will only compute AddRoundKey, ShiftRows, SubBytes





This is the whole  
128 bit key  
need to parse into corresponding  
32 bit sections




~~E0[31:0] = E0[31:0] @ E0[31:0]~~

T00in

T10in

T20in

T30in



~~E0 = K @ T00<sup>OUT</sup> @ T01<sup>OUT</sup> @ T02<sup>OUT</sup> @ T03<sup>OUT</sup>~~

E0:	T00in	T11in	T22in	T33in
E1:	T03in	T10in	T21in	T32in
E2:	<del>T02in</del>	T13in	T20in	T31in
E3:	T01in	T12in	T23in	T30in

E0[31:24]	E1[23:16]	E2[15:08]	E3[7:0]
E3[31:24]	E1[		



$$E_0[31:24] \quad B_0[23:16] \quad E_0, 1, 2, 3 \oplus K_0, 0, 1, 2, 3 \rightarrow E'_0, 1, 2, 3$$

$$\begin{array}{cccc} E'_0[31:24] & E'_1[31:24] & E'_2[31:24] & E'_3[31:24] \\ E'_0[23:16] & E'_1[23:16] & E'_2[23:16] & E'_3[23:16] \\ E'_0[15:8] & E'_1[15:8] & E'_2[15:8] & E'_3[15:8] \\ E'_0[7:0] & E'_1[7:0] & E'_2[7:0] & E'_3[7:0] \end{array}$$

for new  $E$  ( $E$  for the next round)

$$E_0 = E'_0[31:24] \parallel E'_1[23:16] \parallel E'_2[15:8] \parallel E'_3[7:0]$$

$T_{00in} \quad T_{10in} \quad T_{20in} \quad T_{30in}$

$$E_1 = E'_1[31:24] \parallel E'_2[23:16] \parallel E'_3[15:8] \parallel E'_0[7:0]$$

$T_{01in} \quad T_{11in} \quad T_{21in} \quad T_{31in}$

$$E_2 = E'_2[31:24] \parallel E'_3[23:16] \parallel E'_0[15:8] \parallel E'_1[7:0]$$

$T_{02in} \quad T_{12in} \quad T_{22in} \quad T_{32in}$

$$E_3 = E'_3[31:24] \parallel E'_0[23:16] \parallel E'_1[15:8] \parallel E'_2[7:0]$$

$T_{03in} \quad T_{13in} \quad T_{23in} \quad T_{33in}$