Grant Lance

ECE 474 Spring 2024

Homework Assignment 4

## **AES Encryption**

Overall this testing confirmation doc is shorter than the last few, namely as there is only one block that needs to be tested/confirmed. This document will contain all relevant testing results, comments, and an appendix where handwritten notes will be saved.


## 1) **AES.v**

- a) This is a breakdown of the elements that make up the Verilog code for this block. It is copy and pasted from the comments section of AES.v:
  - i) In order to do the looping correctly roundCount, finalround, giveoutput, and waitforme flags will be used Essentially, the idea of the waitforme flag is to raise a flag that on the next cycle the AES block can grab. If you nest "if" statements inside of another that looks for this flag you can shift between performing two operations. One operation when you meet your flag condition and another when the program goes to the else section of that if The two operations that the block will shift between is checking for if cipher output is neccesary/normal round to round operation, and outputing the cipher when done encrypting
  - ii) roundCount will be used to monitor the round number and make sure that the correct amount of encryption cycles are ran and that the correct flags get raised so that the ciphertex it output
  - giveoutput will be a flag to signal that the ciphertext will be expected as output that same round. as waitforme will be 0 at the start of round 10, the block will attempt to execute everything nesteed under if(waitforme == 0). When none of the statements pass, the block will then move on to check for the status of round 10. Because this is in the else outside of these if statements, it will be able to respond to this change.

- iv) finalround will be a flag that is used in conjunction with giveoutput. Becuase of this, the flag will be raised on round 9 (when roundCount ==9); so that when the ttables lookup the the entries for this round, they grab the correct bits. To do this the finalround is concatonated on the head (the leftmost bit) of TXXin
- v) the buffers Ax/Ex will contain 32 bit chunks of the 128 bit plaintext. this follows the encryption operations outlined in the paper given.more notes on the operations of encryption included in testing doc appendix

## 2) tb AES.v


a) The screenshots below show a successful run of AES verified with the testbench. When the valid flag is raised E0,1,2,3 are concatenated and pushed to the ciphertext output. The correct output can be seen - 0c539cf87c1153f75c4e5e809ff7dd2dc.



320.000 ns		360.000 ns	380.000 ns	400.000 ns	420.000 ns			480.000 ns	500.000 ns
0010203040	05060708090 <u>a</u> 0b0	c0d0e0f0							
	<u> </u>			X	c539cf87c1153f75c4e5e809ff7dd2dc				
						\			
7	8	9	10	0	1	Ž 2	3	4	5
	0000000a								
a2895048	055ef4d7	8a2199e4	90889c23	c53	13013d4f	8d86536a	5b2d2594	fe5lc9a6	9f54cee7
1280cc20	39fcd749	5b1268fb	69e46620	c11	a3c42a67	6710f3f2	blba870f	f4f7f0dd	416411eb
89c16102	669567aa	57da8b0e	f39307ce	c4e	7397073ъ	be7450b8	6cdb2242	936dd9fe	26fcd9fd
dd853ca4	e6c5f992	1997a97c	e33f5f4e	ff7	8dfbd035	357ec3ae	efd8bb5f	f255cfce	e908e2ac
5b67fbaa	9ed8e9fe	d7cb1b16	91a0fd56	6069c52f	a12	84875169	48c306ad	29abbaa9	6bbf3f86
ce5a45df	b84d8a77	cdf80399	31906814	f9dccf26	220	6315f5f5	90ca4d2c	93a6d854	8f66e024
clc05a6b	13405443	1385bd3a	d4760595	0d75deb7	35e	b67d5ab3	2df6lcfe	4aa5d542	a082d9c7
ec66e6f9	573e695a	4d80259c	41514592	11c4338b	6ea	3973cdal	9a657c30	ed615ded	56048db0


b) After meeting with Jun, he said that the output was incorrect. This was due to some timing issues that I knew I had, but was unfamiliar with how to solve. With output registers attached the BRAM takes two clock cycles to deliver the correct output. Either removing them or modifying the clock speed given to the BRAM will fix this. For simplicity I opted to just remove the output registers. Below are screenshots showing the correct output- 76d0627da1d290436e21a4af7fca94b7. Note they also show the timing issue has been resolved.

Name	Value	50.000 ns	100.000 ns   150.000	0 ns   200.000 ns   250.000 ns   300
<sup>™</sup> clk	1			
↓ rst	0			
> 🐶 plain[127:0]	00102030405060708090a0b0c0d0e0f0	000000000000000000000000000000000000000	<u> </u>	0010203040506070
↓ start	0			
> 6 cipher[127:0]	76d0627da1d290436e21a4af7fca94b7		00	0000000000000000000000000000
↓ giveoutput	0			
waitforme	1			
lo valid	1			
> W roundCount[3:0]	1		0	1 2 3 4 5 6
> 🐶 clk_period[31:0]	0000000a			0000000a
> W E0[31:0]	00112233		00000000	0\b\7\b\d\e.
> W E1[31:0]	44556677		00000000	4\2\2\3\5\c.
> W E2[31:0]	8899aabb		00000000	8\7\7\1\0\a.
> W E3[31:0]	ccddeeff		00000000	c\0\f\e\7\d.
> W A0[31:0]	8d875169		63636363	√6 √c √0 √9 √d
> W A1[31:0]	6315f5f5		63636363	f 4 e c 6
> W A2[31:0]	b67d5ab3		63636363	a c 7 f f
> W A3[31:0]	3973cda1		63636363	d 9 e 8 7





974 HAG BRAM AES Encryption 10 encryption voundes (28 bit block (plaintext) -> ciphertext) Key - 2 22 char from BELIN 6232 Char Inford tour signals for each round eD [31.0] -> BAM -- a 0 [31.0] e1 (31.0] -- look ve -- a ( [31.0] -T-Take - - 2 2 [31.0] e2 (31.0) -e3(31.0) do am a total of the times e0-16 = In[31.0] & e2-7 = In[95:64] e1-1= In [10 : 32] e = 1 = In [127: 96] From plainter + Intiz7:07 first need to Addround Key & 20 Hotal of BRAM / Totale the Corst round will be assured the format with k1 (the first round key) added perform SubBytes, Shift Rows, Mix Columns then Add Round Key dellast - the final round will only compute add found key, Thift Rous, SubBytes



TOOIN TOlin 102in TIDia Tilin / TIZ:not of 13in T20 in T21:n 1TZZin TZ3in T30in T31in T32:1 133:h EO = K & TO DIN O TO 1 Ma @ 10 2001 @ 10 3000 TAlin T22in T33: TIDIN TZlin T 32:4 T131n TZØin 731 in TIZIN TZBin 130in E2[15: 68] E1[23:16] ELE X7:0] EIL

E0,1,2,3 @ K,0,1,2,3 -> E0,1,2,3 EO[31:24] &[23:46] £0,1,2,3 @ K,0,1,2,5 = 12 0,1

E0[31:24] £153:24] £253:24] £353:124]

E0[31:24] £153:14] £253:16] £353:16]

E0[15:8] £1[16:4] £2[23:16] £353:16]

E0[74:0] £2[74:0] £2[7:0] £3[7:0] for new E (E for the next round)

EOF = EO[31:24] | E'1[23:16] | E'2[15:4] | E'3[7:0]

EI = E'1[31:24] | E'2[23:16] | E'3[16:8] | E'0[7:0]

EZ = E'2[31:24] | E'3[23:16] | E'0[16:8] | E'1[7:0]

EZ = E'2[31:24] | E'3[23:16] | E'0[16:8] | E'1[7:0]

EZ = E'3[31:24] | E'0[23:16] | E'1[5:8] | E'2[7:0]