Grant Lance ECE 474 Spring 2024 Final Project - Microprocessor

This document is broken into two sections- Validation and Unresolved Issues. The first will focus on validating the functionalities that my microprocessor has- ALU/SRU commands, MEMW/MEMR, JMPC/JMPD, and LDI. The second will focus on the issues that I could not resolve before the deadline. Mainly this was the implementation of the stack but also no-op.

Validation

A single test bench that "turns the processor on" is used to demo the code and test its functionality. This is a bit brute force, but allowed me to see how my changes would affect the overall performance of the processor. The main functionalities are split amongst the if_module and ex_module. if_module handles reading the ROM and storing the program count to a stack for JMPS/RETS. ex_module handles all ALU/SRU operations as well as managing the data memory registers and storage (addressable BRAM). All memory was initialized from the block memory generator in the IP Catalog. This section will have screenshots of the test bench with narration as well as a truth table with expected/actual results. First LDI and ALU/SRU functions will be demonstrated, then MEMW/MEMR, and finally JMPC/JMPD.

ALU/SRU

The ALU/SRU blocks perform the following functions NAND, NOR, XOR, ADD, ROTL, SLA, SRA, and SRL. In order to be able to demonstrate their functionality LDI is needed alongside: a top module being initiated connecting IF/EX, EX to have ROM reading capabilities, and IF being able to manage a register bank correctly. By testing some commands to load the register banks and perform some operations on them by using the ALU/SRU, all of these functionalities can be validated at once. Figure 1 shows LDI and NOR.




Figure 1: Screenshot of LDI and NOR functionalities




Figure 2: Screenshot of LDI and NOR functionalities

Command	OPCODE (4'b)	RD (Dec imal)	RS1 (Deci mal)	RS2 (Deci mal)	IMM/AD DR (Decimal)	Expecte d Output (Hex/Bi nary)	Expected Destinatio n (R0-15)	Actua l Outpu t (Hex/ Binar y)	Actual Destinatio n (R0-15)
NOR	0001	0	0	0	n/a	FF	R0	FF	R0
			8'b0	8'b0					
LDI	1110	2	n/a	n/a	2	2	R2	2	R2

NAND	0000	1	1	2	n/a				
			8'b0 0000 001	8'b00 00001 0		FF	R1	FF	R1
XOR	0010	3	3	4	n/a	7	R3	7	R3
			8'b0 0000 011	8'b00 00010 0					
ADD	0011	4	4	5	n/a	9	R4	9	R4
ROTL	0100	5	5	n/a	n/a	8'b0000 1010	R5	8'b00 00101 0	R5
			8'b0 0001 010						
SLA	0101	6	6	n/a	n/a	8'b0000 1100	R6	8'b00 00110 0	R6
			8'b0 0000 110						
SRA	0110	6	6	n/a	n/a	8'b0000 0110	R6	8'b00 00011 0	R6
			8'b0 0001 100						
SRL	0111	6	6	n/a	n/a	8'b0000 0011	R6	8'b00 00001 1	R6
			8'b0 0000 110						

Table 1: SRU/ALU validation




Figure 3: Screenshot of ALU, SLA, and ROTL working




Figure 4: Screenshot of SRA/SRL working

MEMW/MEMR

MEMW/MEMR is implemented through a BRAM module in EX. EX grabs the relevant data from the requested register and stores it to a memory location specified by the value of another register (MEMW). Also, EX can grab data from storage given an address and a destination register. Below is a screenshot showing two times when MEMW/MEMR was called. In the first instance FC (hex) is stored to memory address 0 (from register 10). It is then read from memory and stored into register 0. This same cycle occurs for F4 further into program memory.




Figure 5: Screenshot of MEMW/MEMR




Figure 6: Screenshot of MEMW/MEMR *JMPD/JMPC*

Conditional jump and jump direct both work as expected. The figure below shows an immediate jump to program memory 128 when given the JMPD command with an immediate value of 128.




Figure 7: Screenshot of JMPC functioning




Figure 8: Screenshot of JMPD functioning

Unresolved Issues

Aside from the issues discussed below, the microprocessor should meet all requirements set by the assignment handout.

The Stack

The largest piece that is missing from my implementation is the stack for pushing and popping the program count when jumping to and from subroutines. I was able to implement the memory module and start to save some things, but I was having issues trying to get the stack completely functioning. Below is a screenshot of the stack successfully looping indefinitely. The processor grabs the PC and successfully pushes it to the stack, but never successfully pops the stack, returning from the subroutine. Also, this first push is not saved- exact reason for either of these scenarios is unknown.



Figure 9: Screenshot of Stack looping. stackr/stackw notes when the stack should pop/push.

Data Storage

Similar to the stack there was only one issue with the BRAM implementation for data storage. The first write to memory does not actually save anything to the memory. Here again, I was not able to find a solution for this or ultimately find the issue.

No-Operation

While creating the modules, I used materials from the week 7 slides. These materials did not include the no-operation op-code so it was not initially included in my design. In the end, I could not get the no op functionality implemented.

Synthesis/Clock Speed

Another neglect on my part was that the implementation had to pass synthesis. I did not check this until the end when it was too late. Because of this I also do not know the clock speed of the processor.

Note Appendix

7.	L'a	1	lem			Prog Mem
7.	16	rea	bem		4	list of Inst
					13:0	
413	N S	7-5	87		0 p. co.	1 c Vd/vs1/rsz ADDV rd/rs1 + vsz IMM
					7 37	rd / 151 + 452
			10			112 11
bee	Aleto	ig ser	to to	Crade	8	see without set to I get anuspay.
	朝	EXE	noso	vet J		THE TENTON
-take	OPC	ode				-take opcode
47 not	100			1		VIL 1504, WELL WOLLE
		ithau	.1:			- It opcode
		That	3			JURC 4, P1000
or	1	det				TMOD 4 61001 TMP5 4 6100 RETS 461011
SRU				7 9 9 9		RETS 4'6 1011
2 zaft	er se	& ego	tellage	-0		Cochange PC
	1	100	ce sia	7		accordingly
						-else pass
			21	7		di rol voz
OU VE	No The	wa				(Possibly imprediate)
700	we b	n I	3 10	700		
	Or		9 4 3			For Ex Statellag 1
					5-1/2	- Set eyele (ay 1
	nus	J.N-	erie X	sut.	520	
	70	Cant of	ر المال	in may		must !
		(My Ch	M	X	2 Charles X
				10	Xu	(000) 1000
					1	