Computer Organization and Architecture

Lecture – 17


Oct 17th, 2022

Chapter – 4: The Processor


Introduction


- CPU performance factors
 - Instruction count (Chapter 2)
 - Determined by ISA and compiler
 - CPI and Cycle time (Chapter 1)
 - Determined by CPU hardware
 - Implementation of the processor CPI and cycle time.


Memory Layout





Memory Layout











Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two LEGv8 implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: LDUR, STUR
 - Arithmetic/logical: ADD, SUB, AND, ORR
 - Control transfer: CBZ, B


Building a Datapath


- Combine various circuits elements to create a processor
 - Combinational elements
 - State elements

Combinational Elements

Symbol


Control the flow of current using transistors






Transistor

Two transistors in parallel: Logic Gate




Input 1	Input 2	Output
0	0	0
1	0	0
0	1	0
1	1	1


AND Gate




OR Gate



Input 1	Input 2	Output
0	0	0
1	0	1
0	1	1
1	1	1



Design an Adder




It looks similar to OR Gate.

Except the last row is inverted where both inputs are 1, the result in inverted.

Input 1	Input 2	Output 1	Output 2
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Binary


Multiplexer (Data selector)




А	В	Х
0	0	
0	7	-
1	0	1
1	1	0

C	3	A	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


Multiplexer (Data selector)







Multiplexer (Data selector)



C = 1**Selector**

A	. 3	X
0	0	1
0	1	1
1	0	1
1	1	0

0	61	A	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Combinational Elements


AND-gate

$$-Y = A \& B$$

$$Y = A + B$$




Multiplexer




Arithmetic/Logic Unit

•
$$Y = F(A, B)$$



ALU

Combines adder and And/OR logic gate




b. ALU

ALU

Combines adder and And/OR logic gate


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR



b. ALU

State Elements


Instruction Memory



10

Memory (Byte address)

Instruction Memory




UNIVERSITY of HOUSTON


10

Memory (Byte address)

Instruction Memory



Memory (Byte address)



a. Registers


Register file:

- 1. Read values from registers
- 2. Write values to registers

Gated Latch




I	W	0
0	0	0
1	0	0 (No update)
0	1	0 (Same as I)
1	1	1 (Same as I)
0	0	1 (No update)
1	0	1 (No update)



a. Registers

Register file:

- 1. Read values from registers
- 2. Write values to registers




a. Registers

Register file:

- 1. Read values from registers
- 2. Write values to registers

Register values

X0	1000
X1	1100
X2	1001
Х3	




a. Registers

Register file:

- 1. Read values from registers
- 2. Write values to registers

Register values

X0	1000
X1	1100
X2	1001
Х3	




a. Registers


Register file:


- 1. Read values from registers
- 2. Write values to registers

Register values

X0	1000
X1	1100
X2	1001
X3	1111








Register file:

100

- 1. Read values from memory
- 2. Write values to Memory

Data Memory



Register file:

100

- 1. Read values from memory
- 2. Write values to Memory

UNIVERSITY of **HOUSTON**


Building a Datapath

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a LEGv8 datapath incrementally
 - Fetch Instruction
 - Execute Instruction
 - ADD, LDUR/STUR, CBZ


What Registers used?


- X0 X7: procedure arguments/results
- X9 X15: temporaries registers
- X19 X27: saved registers
- X28 (SP): stack pointer (address of the most recently allocated stack)
- X29 (FP): frame pointer
- X30 (PC): Program Counter
 - Address of the current Instructions
 - LR, link register


Instruction Fetch





Instruction Fetch














Memory (Byte address)

UNIVERSITY of HOUSTON






- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result



Register values

X0	1000
X1	1100
X2	1001
Х3	

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




Register values

X0	1000
X1	1100
X2	0001
Х3	

ALU


Combines adder and And/OR logic gate

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR



b. ALU


- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result



Register values

X0	1000
X1	1100
X2	0001
Х3	

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




Register values

1000
1100
0001
1101


UNIVERSITY of **HOUSTON**

• LDUR X1, [X2, #offset]




• LDUR X1, [X2, #offset]

extended





UNIVERSITY of **HOUSTON**


• LDUR X1, [X2, #offset]




• STUR X1, [X2, #offset]









R-type ADD X3, X1, X2

RegWrite → 0

ALUSrc → 0

ALU operation → 0010

MemWrite → 0

MemRead → 0

MemtoReg → 0


Later

RegWrite → 1


ALU

Combines adder and And/OR logic gate

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR



b. ALU




ALU operation → 0010

ALU

Combines adder and And/OR logic gate


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR




b. ALU

Branch Instructions

CBZ XO, address(offset)




Full Datapath



UNIVERSITY of HOUSTON

Datapath With Control



UNIVERSITY of HOUSTON

Datapath With Control (R-Type)

