

# Computer Organization and Architecture

## COSC 2425

Lecture – 4

Aug 31<sup>st</sup>, 2022

Acknowledgement: Slides from Edgar Gabriel & Kevin Long

# Energy Consumed by Transistor

Dominant technology is CMOS (complementary metal oxide semiconductor).

The primary source for energy consumption is called dynamic energy

$0 \rightarrow 1 \rightarrow 0$

$1 \rightarrow 0 \rightarrow 1$

$$\text{Energy} \propto \text{Capacitive load} \times \text{Voltage}^2$$

Energy consumed by transistor to switch states.

$0 \rightarrow 1$

$1 \rightarrow 0$

$$\text{Energy} \propto 0.5 \times \text{Capacitive load} \times \text{Voltage}^2$$


# Power required per transistor

- Depends on number of transitions, frequency of the cpu

$$Power \propto 0.5 \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency Switched}$$

- Capacitive load depends on
  - Number of transistors connected to output
  - Technology (defines capacitance of wires, and transistors)

# Power Trends




$$Power \propto 0.5 \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency Switched}$$

×30

×1000


# Reducing Voltage

Reduces overall power consumptions



Improvements in technology allowed for lesser fluctuations and lowering the voltage

# Power Trends




$$Power \propto 0.5 \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency Switched}$$

×30

5V → 1V


×1000

# Power Wall



Multiple processors  
per chip

# Response time



- Instead of reducing response time, focused on increasing throughput.
- 2006 and later computers shipped with multiple processes (per chip)



# Multiprocessors

- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization
      - Scheduling, load balancing, synchronization, communication (overhead)

# SPEC CPU Benchmark (**Updated**)

- Programs used to measure performance
  - Supposedly typical of actual workload
- **Standard** Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- **SPEC CPU2017**
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance

# CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 <sup>9</sup>	CPI	Clock cycle time (seconds x 10 <sup>-9</sup> )	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	–	–	–	–	–	–	25.7

*Performance Summary*

$$\sqrt[n]{\prod_{i=1}^n \text{Execution time ratio}_i}$$

# Pitfall: Amdahl's Law

$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

- Example:
- Takes a total of 100s
- multiply accounts for 80s (of the 100s)
  - How much improvement in multiply performance to get 5x overall?

$$(5 \text{ times faster}) 100/5 = 20 = \frac{80}{n} + 20 \quad \text{■ Can't be done!}$$

# Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - Differences in ISAs between computers
    - Differences in complexity between instructions


$$\begin{aligned}\text{MIPS} &= \frac{\text{Instruction count}}{\text{Execution time} \times 10^6} \\ &= \frac{\text{Instruction count}}{\frac{\text{Instruction count} \times \text{CPI}}{\text{Clock rate}} \times 10^6} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6}\end{aligned}$$

- CPI varies between programs on a given CPU

# Chapter 2

Instructions: Language of the Computer

# Instruction



# Instruction Example


Opcode	Operand_s1	Operand_s2	Operand_d
10001011000	11001	11010	11100

Instruction : 10001011000 11001 11010 11100

Instructions are represented in binary form. Stored in memory.  
The only language a computer understands.  
Byte code, machine code, ...




# Instruction Set

- Add
  - Multiply
  - Divide
  - Load Data
- 
- Instruction Set

# Instruction Set

- Add
- Multiply
- Divide
- Load Data



Computer 1

ISA1


Computer 2

ISA2

A manual to instruct the computer.

# Many Popular Instruction Sets

- ...
- ...
- MIPS
- ARMv7
- ARMv8
- ...



1. Intentionally designed with simplicity as a design principle.  
More on this...

2. Have similar instruction sets, the hardware has similar underlying technology.

3. Have a common goal, to find language to build hw and compilers to maximize performance.


# Many Popular Instruction Sets

- ...
- ...
- MIPS → Commonly used in embedded systems (Simple architecture), Bluetooth chips, routers, etc.
- ARMv7 → Commonly used computers. Desktops, Laptops, etc.
- **ARMv8** → LEGv8: A subset of ARMv8 instructions, used for teaching purpose.
- ...

# The ARMv8 Instruction Set


- A subset, called LEGv8, used as the example throughout the book
- Commercialized by ARM Holdings ([www.arm.com](http://www.arm.com))
- Large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
  - See ARM Reference Data tear-out card

# Operations of Computer Hardware




1. Has registers, and logic gate to perform operations. E.g. add
2. Add can only access data in the registers

# Operations of Computer Hardware



1. Has multiple registers, and logic gates to perform operations. E.g. add
2. Registers contain/store data.
3. Operators (like Add), can only access data in the registers.


# Operations of Computer Hardware



1. Has multiple registers, and logic gates to perform operations. E.g. add
2. Registers contain/store data.
3. Operators (like Add), can only access data in the registers.



# Operations of Computer Hardware




1. Has multiple registers, and logic gates to perform operations. E.g. add
2. Registers contain/store data.
3. Operators (like Add), can only access data in the registers.

1. To instruct computer to
  1. **Add** (operation)
  2. **Values** in register **b** and **c** (Source Variables)
  3. Store the **result** in **a** (Destination Variable)

**LEGv8 Instruction:**

***ADD a, b, c***


# Operations of Computer Hardware




1. Has multiple registers, and logic gates to perform operations. E.g. add
2. Registers contain/store data.
3. Operators (like Add), can only access data in the registers.

1. To instruct computer to
  1. **Add** (operation)
  2. **Values** in register **b** and **c** (Source Variables)
  3. Store the **result** in **a** (Destination Variable)

## LEGv8 Instruction:



# Operations of Computer Hardware



1. To instruct computer to
  1. **Add** (operation)
  2. **Values** in register **b** and **c** (Source Variables)
  3. Store the **result** in **a** (Destination Variable)


**LEGv8 Instruction:**

***ADD a, b, c***

One operation

Has three variables

# Operations of Computer Hardware



1. To instruct computer to
  1. **Add** (operation)
  2. **Values** in register **b** and **c** (Source Variables)
  3. Store the **result** in **a** (Destination Variable)

## LEGV8 Instruction:

***ADD** a, b, c*

One operation

Has three variables

**Design Principle 1:** Simplicity favors regularity

All LEGv8 **Arithmetic Instructions** perform only one operation and always has exactly three variables

*SUB a, b, c* // subtract instruction ( $a = b - c$ )

*MUL a, b, c* // multiply instruction ( $a = b * c$ )


- *SUB*  $a, b, c$  // subtract instruction ( $a = b - c$ )

Comment

# *Design Principle 1: Simplicity favors regularity*

1. Regularity makes implementation simpler
2. Simplicity enables higher performance at lower cost

*SUB*  $a, b, c$



1. Three Variables, is natural number operands for arithmetic operations.
2. Requiring exactly three variables, keeps the hardware simple.
  1. Hardware for a variable number of operands is more complicated.

# Example - 1

$$a = b + c + d + e$$

# Example - 1

$$a = b + c + d + e$$



<i>ADD a, b, c</i>	<i>// a = b + c</i>
<i>ADD a, a, d</i>	<i>// a = a + d</i>
<i>ADD a, a, e</i>	<i>// a = a + e</i>

3 instruction to sum 4 variables



## Example - 2

$$a = b + c$$

$$d = a - e$$

## Example - 2

$$a = b + c$$

$$d = a - e$$

*ADD a, b, c    // a = b + c*

*SUB d, a, e    // d = a - e*

## Example - 3

$$f = (g + h) - (i + j)$$

## Example - 3

$$f = (g + h) - (i + j)$$

*ADD* **t0**, *g*, *h* //  $t0 = g + h$

*ADD* **t1**, *i*, *j* //  $t1 = i + j$

*SUB* *f*, *t0*, *t1* //  $f = t0 - t1$

t0, t1: temporary variables created by the compiler

## Example - 3

$$f = (g + h) - (i + j)$$

*ADD* *t0*, *g*, *h* //  $t0 = g + h$

*ADD* *t1*, *i*, *j* //  $t1 = i + j$

*SUB* *f*, *t0*, *t1* //  $f = t0 - t1$

Variables *t0*, *t1*, *f*, *g*, *h*, *i*, *j*

Stored in registers

# Bits, Bytes, and Words

0 → 1 **bit** of data

1 → 1 **bit** of data

10011101 (8 bits) → 1 **byte** of data

10011101    10010001    10010101    ...    10010101 → n bytes is a **word**  
byte            byte            byte                            byte                            (8\*n bits)

# Bits, Bytes, Words, and Double Words

**For our course!!!**

0 → 1 **bit** of data

1 → 1 **bit** of data

10011101 (8 bits) → 1 **byte** of data

10011101    10010001    10010101    10010101 → 4 **bytes** is a **word**  
1 byte            2 byte            3 byte            4 byte                            (32 bits)

10011101    10010001    10010101    ...    10010101 → 8 **bytes** is a **Doubleword**  
1 byte            2 byte            3 byte                            8 byte                            (64 bits)

# Bits, Bytes, Words, and Double Words

# For our course!!!

0  $\rightarrow$  1 bit of data

**1 → 1 bit of data**

10011101 (8 bits) → 1 **byte** of data

Overtime this became a basic unit of data.

## Older system represented letters using bytes


As a results most memory hardware

10011101    10010001    10010101    10010101 → **4 bytes** is a **word**  
 1 byte            2 byte            3 byte            4 byte            (32 bits)

10011101    10010001    10010101 ... 10010101 → **8 bytes** is a **Doubleword**  
 1 byte            2 byte            3 byte            7 byte            (64 bits)




# Register (4 bit) – A group of latches




# Operands of the Computer Hardware

- LEGv8 Register size – **64 Bits**  
– **Double words**



# Operands of the Computer Hardware


- LEGv8 Register size – 64 Bits
- Total of **32 registers** (64-bit)



# Operands of the Computer Hardware

- LEGv8 Register size – 64 Bits
- Total of **32 registers** (64-bit)

Why only 32??




# Operands of the Computer Hardware

- LEGv8 Register size – 64 Bits
- Total of **32 registers** (64-bit)

Why only 32??


**Design Principle 2:** Smaller is faster

1. Having more registers may increase the clock cycle time (longer for electronic signals to travel)
2. Size of instructions (number of bits) is predefined and same for all instructions. More register requires more bits to specify registers.
  1. 32 registers – require 5 bits max
  2. 64 registers may require 6 bits.



# Operands of the Computer Hardware

- LEV8 Register size – 64 Bits
- Total of **32 registers** (64-bit)
- Register name convention use **X** as prefix.
- Registers are names
  - X0
  - X1
  - ...
  - X30
  - XZR(X31) (Exception, more on this later...!)



## Example – 3 (Again)

$$f = (g + h) - (i + j)$$

*f, ..., j store in registers X19, X20, ..., X23*

*Two temporary registers are available X9 & X10*

## Example – 3 (Again)

$$f = (g + h) - (i + j)$$

*f, ..., j store in registers X19, X20, ..., X23*

*Two temporary registers are available X9 & X10*

*ADD X9, X20, X21 // X9 = g + h*


*ADD X10, X22, X23 // X10 = i + j*

*SUB X19, X9, X10 // f = X9 - X10*



# Review: Half-Adder with manual input


Stored in memory (E.g. HDD)



Values updated as  
write is enabled

# Review: Half-Adder with manual input


Stored in memory (E.g. HDD)



# Review: Half-Adder with manual input




# Ram Address




Addr_n	
:	
Addr_3	
Addr_2	
Addr_1	


# Load Operation




# Store Operation



# Memory Operand, LOAD




RAM




$$a = b + c$$

# Memory Operand , LOAD







# Memory Operand , LOAD




# Memory Operand , LOAD



# Memory Operand , LOAD




# Memory Operand , LOAD



# Memory Operand , LOAD



# Memory Operand , LOAD



$$a = b + c$$

Load `Addr_3` (`c`) to register `X19`  
 Load `Addr_2` (`b`) to register `X20`  
`ADD X21, X19, X20`


Lets assume memory address  
`Addr_2` is stored in `X22`

The **LEGv8 instruction** to:  
 Load `Addr_2` (`a`) to register `X19`

`LDUR X19, [X22, #const]`

Constant, more on this  
 later! Lets use **0** for now

# Memory Operand , LOAD




$$a = b + c$$

Assuming `Addr_3` is store in `X22`  
and `Addr_2` is store in `X23`

Assembly code (**LEGv8 instruction**)

```
LDUR X19, [X22, #0]
LDUR X20, [X23, #0]
ADD X21, X19, X20
```

# Arrays in RAM



```
int a[4] = {5, 6, 7, 8};
```

1. Arrays are stored in contiguous memory

Let  $a$  start from Addr\_2

$a[0] \rightarrow \text{Addr\_2}$


$a[1] \rightarrow \text{Addr\_3}$

$a[2] \rightarrow \text{Addr\_4}$

$a[3] \rightarrow \text{Addr\_5}$



# Arrays in RAM



```
int a[4] = {5, 6, 7, 8};
```

1. Arrays are stored in contiguous memory

Let  $a$  start from Addr\_2

$a[0] \rightarrow \text{Addr\_2}$

$a[1] \rightarrow \text{Addr\_3}$

$a[2] \rightarrow \text{Addr\_4}$

$a[3] \rightarrow \text{Addr\_5}$

To load  $a[1]$ , we would have to specify where  $a$  starts in the memory, the offset (which is 1) and the destination register (d\_register) to load it to.

Instruction

Load d\_register, [addr\_2, offset(1)]

A constant is needed to specify the offset to load arrays in the LDUR instruction

# Bits, Bytes, Words, and Double Words

# For our course!!!

0  $\rightarrow$  1 bit of data

**1 → 1 bit of data**

10011101 (8 bits) → 1 **byte** of data

Overtime this became a **basic unit of data.**

## Older system represented letters using bytes

As a results most memory hardware

10011101

**1 byte**

10010001

**2 byte**

10010101

**3 byte**

10010101

**4 byte**

→ 4 bytes is a word

(32 bits)

10011101

**1 byte**

10010001

**2 byte**

10010101

**3 byte**

...

10010101

**7 byte**

➔ 8 bytes is a Doubleword

(64 bits)


# RAMS and Byte Addresses

Addr_n	
:	
Addr_5	
Addr_4	
Addr_3	10011011
Addr_2	10110011
Addr_1	10010011

RAM

1. Byte is considered a basic unit of data.
2. Most memory hardware store 1 byte of data at each address.
3. Each address is referred to as a **byte address**, as 8 bits are stores.

# Memory Operand , LOAD




LEGV8 Registers are 64 bit.  
Require 8 cells in ram to store value

Assuming Addr\_10 is store in X22  
and Addr\_2 is store in X23  
Assembly code (**LEGV8 instruction**)

```
LDUR X19, [X22, #0]
LDUR X20, [X23, #0]
```

Designed to automatically load 8  
contiguous cells from ram into  
register

# Memory Operand , LOAD



*int a[4] = {5, 6, 7, 8};*

Arrays are stored in contiguous memory.

So

5 is stored using 64 bits


6 is stored using 64 bits

Let start address be Addr\_2


Let Addr\_2 be stored in register X22

**What is the LEQv8 instruction to load a[0] into register X19?**

# Memory Operand , LOAD



RAM




```
int a[4] = {5, 6, 7, 8};
```

Let start address be Addr\_2  
 Let Addr\_2 be stored in register X22


**What is the LEGv8 instruction to load a[0] into register X9?**

```
LDUR X9, [X22, #0]
```

# Memory Operand , LOAD



RAM



```
int a[4] = {5, 6, 7, 8};
```


Let start address be Addr\_2  
Let Addr\_2 be stored in register X22

**What is the LEGv8 instruction to load a[0] into register X9?**


```
LDUR X9, [X22, #0]
```

**What is the LEGv8 instruction to load a[1] into register X9?**

# Memory Operand , LOAD



RAM



```
int a[4] = {5, 6, 7, 8};
```

Let start address be Addr\_2  
Let Addr\_2 be stored in register X22

**What is the LEGv8 instruction to load a[0] into register X9?**


```
LDUR X9, [X22, #0]
```

**What is the LEGv8 instruction to load a[1] into register X9?**


```
LDUR X9, [X22, #8]
```



# Memory Operand , LOAD



RAM



```
int a[4] = {5, 6, 7, 8};
```

Let start address be Addr\_2  
Let Addr\_2 be stored in register X22

**What is the LEGv8 instruction to load a[0] into register X9?**


```
LDUR X9, [X22, #0]
```

**What is the LEGv8 instruction to load a[1] into register X9?**

```
LDUR X9, [X22, #8]
```

**What is the LEGv8 instruction to load a[4] into register X9?**

# Memory Operand , LOAD



*int a[4] = {5, 6, 7, 8};*

Let start address be Addr\_2  
Let Addr\_2 be stored in register X22

**What is the LEGv8 instruction to load a[0] into register X9?**

*LDUR X9, [X22, #0]*


**What is the LEGv8 instruction to load a[1] into register X9?**

*LDUR X9, [X22, #8]*


**What is the LEGv8 instruction to load a[3] into register X9?**

*LDUR X9, [X22, #24]*

# Memory Operand , LOAD



RAM



```
int a[4] = {5, 6, 7, 8};
```

Let start address be Addr\_2  
Let Addr\_2 be stored in register X22

**What is the LEGv8 instruction to load a[0] into register X9?**

```
LDUR X9, [X22, #0]
```

**What is the LEGv8 instruction to load a[1] into register X9?**

```
LDUR X9, [X22, #8]
```

**What is the LEGv8 instruction to load a[3] into register X9?**

```
LDUR X9, [X22, #24]
```

3 X 8 = 24

# Memory Operand Example

- C code:

$A[12] = h + A[8];$

–  $h$  in X21, base address of  $A$  (i.e.  $A[0]$ ) in X22

- LEGv8 code:

# Memory Operand Example

- C code:

$A[12] = h + A[8];$

–  $h$  in X21, base address of A (i.e.  $A[0]$ ) in X22

- LEGv8 code:

LDUR      x9, [x22, #64]

# Memory Operand Example

- C code:

$A[12] = h + A[8];$

–  $h$  in X21, base address of A (i.e.  $A[0]$ ) in X22

- LEGv8 code:

LDUR      x9, [x22, #64]

ADD        x9, x21, x9

# Memory Operand Example

- C code:

$A[12] = h + A[8];$

–  $h$  in X21, base address of A (i.e.  $A[0]$ ) in X22

- LEGv8 code:

LDUR       $x9, [x22, \#64]$

ADD         $x9, x21, x9$

STUR        $x9, [x22, \#96]$

# Chapter 1 – Performance review



# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

# Variables

## Variables

**Clock cycle**

**Clock cycle count**

**Clock cycle time**

**Clock period**

**Clock rate**

**Clock cycles per instruction**

**Instruction count**

**Execution Time**

# Variables

## Variables

**Clock cycle**

**Clock cycle count**

**Clock cycle time**

**Clock period**

**Clock rate**

**Clock cycles per instruction**

**Instruction count**

**Execution Time**

Too many clocks!!!!



# Variables

## Variables

~~Clock~~ cycle

~~Clock~~ cycle count

~~Clock~~ cycle time

~~Clock~~ period

~~Clock~~ rate

~~Clock~~ cycles per instruction

Instruction count

Execution Time

Too many clocks!!!!



# Variables

## Variables

Cycle

- 1 execution performed by the computer

cycle count

Cycle time


Period

Rate

Cycles per instruction

Instruction count

Execution Time



# Variables

## Variables

Cycle

- 1 execution performed by the computer

Cycle count

- Time for one cycle

Cycle time


Period

Rate

Cycles per instruction

Instruction count

Execution Time



# Variables

## Variables

Cycle

Cycle count

Cycle time

Period


Rate

Cycles per instruction

Instruction count

Execution Time

- 1 execution performed by the computer
- Cycles needed to run a program
- Time for one cycle



# Performance

- To define performance of a computer A
- Run a program and compute the time to complete (execution time)
- Less the time better is the performance

$$performance_A \propto \frac{1}{(execution\ time)}$$



# Performance

- To define performance of a computer A
- Run a program and compute the time to complete (execution time)
- Less the time better is the performance

$$performance_A \propto \frac{1}{(execution\ time)}$$

# Variables

## Variables

Cycle

Cycle count

Cycle time

Period

Rate

Cycles per instruction

Instruction count

Execution Time

- 1 execution performed by the computer
- Cycles needed to run a program
- Time for one cycle

If a program needs  $5 \times 10^9$  cycles, and the cycle time 100 *picoseconds* on computer A.  
Then the execution time ?

# Variables

## Variables

Cycle

Cycle count

Cycle time

Period

Rate

Cycles per instruction

Instruction count

Execution Time

- 1 execution performed by the computer
- Cycles needed to run a program
- Time for one cycle

If a program needs  **$5 \times 10^9$  cycles**, and the cycle time 100 *picoseconds* on computer A.  
Then the execution time ?

# Variables

## Variables

Cycle

Cycle count

Cycle time

Period

Rate

Cycles per instruction

Instruction count

Execution Time

- 1 execution performed by the computer
- Cycles needed to run a program
- Time for one cycle

If a program needs  $5 \times 10^9$  cycles, and the cycle time 100 *picoseconds* on computer A.

Then the execution time ?

$$\text{Execution time} = \text{cycle\_count} \times \text{cycle\_time}$$

# Variables

## Variables

Cycle

Cycle count

Cycle time

Period

Rate

Cycles per instruction

Instruction count

Execution Time

- 1 execution performed by the computer
- Cycles needed to run a program
- Time for one cycle

If a program needs  $5 \times 10^9$  cycles, and the cycle time 100 *picoseconds* on computer A.  
Then the execution time ?

$$\begin{aligned} \text{Execution time} &= \text{cycle\_count} \times \text{cycle\_time} \\ &= (5 \times 10^9) \times (100 \times 10^{-12} \text{s}) \\ &= 50 \text{s} \end{aligned}$$

# Variables

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	
Cycles per instruction	
Instruction count	
Execution Time	Seconds/minutes

If a program needs  $5 \times 10^9$  cycles, and the cycle time 100 *picoseconds* on computer A.

Then the execution time ?

$$\begin{aligned}
 &\text{Execution time} \\
 &= \text{cycle\_count} \times \text{cycle\_time} \\
 &= (5 \times 10^9) \times (100 \times 10^{-12} \text{s}) \\
 &= 50 \text{s}
 \end{aligned}$$

# Execution time

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	
Cycles per instruction	
Instruction count	
Execution Time	Seconds/minutes

$$\text{Execution time} = \text{cycle\_count} \times \text{cycle\_time}$$

# Execution time

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	
Cycles per instruction	
Instruction count	
Execution Time	Seconds/minutes

$$\text{Execution time} = \text{cycle\_count} \times \text{cycle\_time}$$

Instead of cycle time, you can be given rate.

Rate = number of cycles in a second



# Execution time

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	Hz/MHz/GHz
Cycles per instruction	
Instruction count	
Execution Time	Seconds/minutes

*Execution time = cycle\_count X **cycle\_time***

Instead of cycle time, you can be given rate.

Rate = number of cycles in a second

$$Rate = \frac{1}{(cycle\_time)}$$

If rate (clock rate) is 4 GHz, what is the cycle time?

# Execution time

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	Hz/MHz/GHz
Cycles per instruction	
Instruction count	
Execution Time	Seconds/minutes

*Execution time* = *cycle\_count*  $\times$  *cycle\_time*

Instead of cycle time, you can be given rate.

$$Rate = \frac{1}{(cycle\_time)}$$

If rate (clock rate) is 4 GHz, what is the cycle time?

$$\begin{aligned}
 cycle\_time &= \frac{1}{(rate)} = \frac{1}{4 * 10^9 Hz} \\
 &= \frac{1}{4 * 10^9} s = \frac{1000}{4 * 10^{12}} s = \frac{1000}{4} * 10^{-12} s \\
 &= 250 \text{ picoseconds}
 \end{aligned}$$

Now we have cycle time, we can compute execution time

# Execution time

Variables	Units (usual)
Cycle	
Cycle count	cycles
Cycle time	Pico/nano seconds
Period	Pico/nano seconds
Rate	Hz/MHz/GHz
Cycles per instruction	cycles
Instruction count	instruction
Execution Time	Seconds/minutes

*Execution time = **cycle\_count** X cycle\_time*

Instead of cycle count, you can be given,  
instruction count and **cycles per instruction(CPI)**  
CPI = cycle count for one instruction

Cycle count for 100 instructions= 100 CPI

*cycle\_count = instruction\_count X CPI*

# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock.

# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock.

How many cycles are needed to run the program?

# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock.

How many cycles are needed to run the program?

# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock.  
Execution time Rate

How many cycles are needed to run the program?

# Performance Review

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock.  
Execution time
Rate

How many cycles are needed to run the program?

$$\textit{Execution time} = \textit{cycle\_count} \times \textit{cycle\_time}$$

$$\frac{\textit{Execution time}}{\textit{cycle\_time}} = \textit{cycle\_count}$$

$$\textit{cycle\_time} = \frac{1}{\textit{Rate}} = \frac{1}{2 \times 10^9} \text{ s} = 500 \times 10^{-12} \text{ s} = 500 \text{ ps}$$

$$\textit{cycle\_count} = \frac{10}{500 \times 10^{-12}} = \frac{10000}{500 \times 10^{-9}} = 20 \times 10^9 = 20 \text{ billion cycles}$$



Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

$$\text{cycle\_count} = 20 \times 10^9 \text{ cycles}$$

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

$$\text{cycle\_count} = 20 \times 10^9 \text{ cycles}$$

*Design a computer B*

*Execution time = 6s*

$$\text{cycle\_count} = 1.2 \times (20 \times 10^9) \text{ cycles} = 24 \times 10^9 \text{ cycles}$$

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

$$\text{cycle\_count} = 20 \times 10^9 \text{ cycles}$$

*Design a computer B*

$$\text{Execution time} = 6s$$

$$\text{cycle\_count} = 1.2 \times (20 \times 10^9) \text{ cycles} = 24 \times 10^9 \text{ cycles}$$

$$\text{Rate} = ?$$

$$\text{Execution time} = \text{cycle\_count} \times \text{cycle\_time}$$

$$\text{cycle\_time} = \frac{6}{24 \times 10^9} = \frac{1}{4 \times 10^9} s$$

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

$$\text{cycle\_count} = 20 \times 10^9 \text{ cycles}$$

*Design a computer B*

$$\text{Execution time} = 6s$$

$$\text{cycle\_count} = 1.2 \times (20 \times 10^9) \text{ cycles} = 24 \times 10^9 \text{ cycles}$$

$$\text{Rate} = ?$$

$$\text{Execution time} = \text{cycle\_count} \times \text{cycle\_time}$$

$$\text{cycle\_time} = \frac{6}{24 \times 10^9} = \frac{1}{4 \times 10^9} s$$

$$\text{Rate} = \frac{1}{\text{cycle\_time}} = 4 \times 10^9 \text{ Hz} = 4 \text{ GHz}$$