
## Computer Organization and Architecture

Lecture – 18


Oct 19<sup>th</sup>, 2022

# Chapter – 4: The Processor


## Memory Layout



## **Executing instructions**



## **Executing instructions**



### Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI and Cycle time
    - Determined by CPU hardware
- We will examine two LEGv8 implementations
  - A simplified version
  - A more realistic pipelined version
- Simple subset, shows most aspects
  - Memory reference: LDUR, STUR
  - Arithmetic/logical: ADD, SUB, AND, ORR
  - Control transfer: CBZ, B

## Building a Datapath


- Combine various circuits elements to create a processor
  - Combinational elements
  - State elements

### **Combinational Elements**


AND-gate

$$-Y = A \& B$$

- Multiplexer




$$Y = A + B$$




Arithmetic/Logic Unit

• 
$$Y = F(A, B)$$



### **ALU**

Combines adder and And/OR logic gate




b. ALU

### ALU

Combines adder and And/OR logic gate


ALU control	Function	
0000	AND	
0001	OR	
0010	add	
0110	subtract	
0111	pass input b	
1100	NOR	



b. ALU


### **State Elements**

## Instruction Memory



Memory (Byte address)

# Register File



a. Registers


#### Register file:

- 1. Read values from registers
- 2. Write values to registers

#### Register values

X0	1000
X1	1100
X2	1001
Х3	

## Register File



a. Registers


### Register file:

- 1. Read values from registers
- 2. Write values to registers

### Register values

X0	1000
X1	1100
X2	1001
X3	1111

## Data Memory




Register file:

100

- 1. Read values from memory
- 2. Write values to Memory

## Data Memory



#### Register file:


100

- 1. Read values from memory
- 2. Write values to Memory

## **Building a Datapath**


- Datapath
  - Elements that process data and addresses in the CPU
    - Registers, ALUs, mux's, memories, ...
- We will build a LEGv8 datapath incrementally
  - Fetch Instruction
  - Execute Instruction
    - ADD, LDUR/STUR, CBZ

### Fetch Instruction



Memory (Byte address)


### Fetch Instruction



# ADD (R-Type) Instruction

## ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




#### Register values

X0	1000
X1	1100
X2	0001
Х3	

## ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




#### Register values

1000
1100
0001
1101


# Load/Store Instruction (D-Type)

• LDUR X1, [X2, #offset]




# Load/Store Instruction (D-Type)

• LDUR X1, [X2, #offset]




# Load/Store Instruction (D-Type)


• STUR X1, [X2, #offset]



# R-Type/Load/Store Datapath



# R-Type/Load/Store Datapath



R-type ADD X3, X1, X2

RegWrite → 0

ALUSrc → 0

ALU operation → 0010

MemWrite → 0

MemRead → 0


MemtoReg → 0

Later


RegWrite → 1

### **Branch Instructions**


CBZ XO, address(offset)




## Full Datapath



## **Datapath With Control**






Cycle 1: ADD X9, X20, X21

10001011000<sub>two</sub> 10101<sub>two</sub> 000000<sub>two</sub> 10100<sub>two</sub> 01001<sub>two</sub>

Cycle 2: LDUR X1,[X2, #offset]

1986	64	0	22	9
11 bits	9 bits	2 bits	5 bits	5 bits



R-type ADD X3, X1, X2

RegWrite → 0

ALUSrc  $\rightarrow$  0

ALU operation → 0010

MemWrite → 0


MemRead → 0

MemtoReg → 0

Later

RegWrite 

1



R-type ADD X3, X1, X2

RegWrite → 1


ALUSrc → 0


ALU operation → 0010

MemWrite → 0


MemRead → 0

MemtoReg → 0






# Multi-Cycle Implementation




R-type ADD X3, X1, X2

Break into **stages** 




R-type ADD X3, X1, X2

Break into **stages Execute in two clock cycles.** 



R-type ADD X3, X1, X2

Break into **stages Execute in two clock cycles.** 



R-type ADD X3, X1, X2


Break into **stages Execute in two clock cycles.** 

Stage 1 (cycle 1):

RegWrite → 0

ALUSrc  $\rightarrow$  0

ALU operation → 0010



R-type ADD X3, X1, X2

Break into **stages Execute in two clock cycles.** 

### Stage 1 (cycle 1):

RegWrite → 0

ALUSrc  $\rightarrow$  0

ALU operation → 0010

### Stage 2 (cycle 2):

RegWrite → 1

MemWrite → 0


MemRead → 0

MemtoReg → 0

# Impact on Performance.

- Executing in stage can reduce clock cycle time.
- But can affect or reduce overall performance.

# Single Cycle Implementation




R-type ADD X3, X1, X2

Let's say ADD takes a total of 500 ps.

If add is the instruction that takes the longest time.

Then my cycle time is 500ps




R-type ADD X3, X1, X2

Let's say ADD takes a total of 500 ps.

If add is the instruction is broken into two stages

Stage 1 : 300 ps Stage 2: 200 ps

No other instruction takes longer than 300 ps
What is the clock cycle time?



R-type ADD X3, X1, X2

Let's say ADD takes a total of 500 ps.


If add is the instruction is broken into two stages

Stage 1 : 300 ps Stage 2: 200 ps

No other instruction takes longer than 300 ps
What is the clock cycle time?

300 ps.

How long will it take to execute ADD?



R-type ADD X3, X1, X2

Let's say ADD takes a total of 500 ps.

If add is the instruction is broken into two stages

Stage 1 : 300 ps Stage 2: 200 ps

No other instruction takes longer than 300 ps


What is the clocl cycle time? 300 ps.


How long will it take to execute ADD?


600 ps


# Impact on Performance.

- Executing in stage can reduce clock cycle time.
  - $-500 \text{ ps} \rightarrow 300 \text{ ps}$
- But can affect or reduce overall performance.
  - Reduces throughput
    - Time to execute 5 Add instructions
      - Single cycle implementation = 5 \* 500 = 2500 ps
      - Multi cycle implementation = 5 \* 600 = 3000 ps










### 5 Add instructions




Time to execute 5 Add instructions

Single cycle implementation = 5 \* 500 = 2500 ps

Multi cycle implementation = 5 \* 600 = 3000 ps


Pipelining = 1800 ps

UNIVERSITY of HOUSTON



Not possible to implement with ADD

ADD **X3**, X1, X2 ADD **X4**, X3, X5




R-type ADD X3, X1, X2

Not possible to implement with ADD

Value of write register

	1	2	3
ADD <b>X3</b> , X1, X2	S1: 3		
ADD <b>X4</b> , X3, X5			




R-type ADD X3, X1, X2

Not possible to implement with ADD

Value of write register

	1	2	3
ADD <b>X3</b> , X1, X2	S1: 3	S2: ?	
ADD <b>X4</b> , X3, X5		S1: 4	



R-type ADD X3, X1, X2


Not possible to implement with ADD

Value of write register

	1	2	3
ADD <b>X3</b> , X1, X2	S1: 3	S2: ?	
ADD <b>X4</b> , X3, X5		S1: 4	S2:

Need to update hardware.

More on this later



R-type ADD X3, X1, X2

Total 500 ps

Stage 1: 100 ps

Stage 2: 200 ps

Stage 3: 200 ps

### More stages

```
1200
Instruction
                200
                         400
                                 600
                                          800
                                                 1000
                                                                   1400
         1 Stage 1 Stage 2
                            Stage 3
                   Stage 1
                            Stage 2 Stage 3
                            Stage 1 Stage 2
                                              Stage 3
                                     Stage 1
                                              Stage 2 Stage 3
         4
                                              Stage 1 Stage 2 Stage 3
```

#### Time to execute 5 Add instructions

```
Single cycle implementation = 5 * 500 = 2500 ps

Multi cycle implementation = 5 * 600 = 3000 ps

Pipelining (2 stages) = 1800 ps

Pipelining (3 stages) = 1400 ps
```

### More stages


```
Instruction
                200
                         400
                                 600
                                          800
                                                 1000
                                                          1200
                                                                   1400
         1 Stage 1 Stage 2
                            Stage 3
                   Stage 1
                            Stage 2 Stage 3
                            Stage 1 Stage 2
                                              Stage 3
                                     Stage 1
                                             Stage 2 Stage 3
         4
                                             Stage 1 Stage 2 Stage 3
```

Time to execute 5 Add instructions


Single cycle implementation = 5 \* 500 = 2500 ps Multi cycle implementation = 5 \* 600 = 3000 ps Pipelining (2 stages) = 1800 ps Pipelining (3 stages) = 1400 ps

Speed up is approximately equal to the number of stages.







- 1. IF: Instruction fetch from memory
  - 1. Use PC to fetch instruction
  - 2. Update PC




- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
  - 1. Pass opcode to control
  - 2. Read registers



- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
  - 1. Add operands (ADD)
  - Calculate address (base + offset, LDUR, STUR)




- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
  - 1. Read data from memory (LDUR)
  - 2. Store data in memory (STUR)



#### Five stages, one step per stage


- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register
  - Write result to destination register (add)
  - Load value to register (LDUR)



### Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Inst./Stage	1	2	3	4	5
ADD					




UNIVERSITY of HOUSTON

UNIVERSITY of **HOUSTON** 

### Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register


Inst./Stage	1	2	3	4	5
ADD(R format)					
STUR					
LDUR					
CBZ					



### Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Inst./Stage	1	2	3	4	5
ADD(R format)					
STUR					
LDUR					
CBZ					




UNIVERSITY of HOUSTON

UNIVERSITY of **HOUSTON** 

### Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register


Inst./Stage	1	2	3	4	5
ADD(R format)					
STUR					
LDUR					
CBZ					



### Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Inst./Stage	1	2	3	4	5
ADD(R format)					
STUR					
LDUR					
CBZ					



**UNIVERSITY of HOUSTON** 


## Pipeline Performance

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch (IF)	Register read (ID)	ALU op (EX)	Memory access (MEM)	Register write (WB)	Total time
LDUR	200ps	100 ps	200ps	200ps	100 ps	800ps
STUR	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
CBZ	200ps	100 ps	200ps			500ps

### Pipeline Performance

Single-cycle ( $T_c$ = 800ps)




#### **UNIVERSITY of HOUSTON**

# Pipeline Speedup

- If all stages are balanced
  - i.e., all take the same time
  - Time between instructions<sub>pipelined</sub>
    - = Time between instructions<sub>nonpipelined</sub>


Number of stages

- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not decrease





+ 100,000 LDUR instructions

**UNIVERSITY of HOUSTON** 



**UNIVERSITY of HOUSTON** 






### Pipelining and ISA Design


- LEGv8 ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions
  - Few and regular instruction formats
    - Can decode and read registers in one step
  - Load/store addressing
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - Memory access takes only one cycle

### Can Pipeline cause Issues?


### Resources Sharing



### **Resources Sharing**



UNIVERSITY of **HOUSTON** 




UNIVERSITY of **HOUSTON** 

Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Inst./Stages	1	2	3	4	5
LDUR					




UNIVERSITY of **HOUSTON** 

Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Inst./stages	1	2	3	4	5
LDUR					




UNIVERSITY of **HOUSTON** 

Five stages, one step per stage

- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register





UNIVERSITY of **HOUSTON** 

Five stages, one step per stage


1. IF: Instruction fetch from memory

2. ID: Instruction decode & register read

3. EX: Execute operation or calculate address

4. MEM: Access memory operand

Inst./ Cycle	1	2	3	4	5	6
LDUR	1					
ADD						
ADD						
ADD						



UNIVERSITY of **HOUSTON** 

Five stages, one step per stage


1. IF: Instruction fetch from memory

2. ID: Instruction decode & register read

3. EX: Execute operation or calculate address

4. MEM: Access memory operand

Inst./ Cycle	1	2	3	4	5	6
LDUR	1	2				
ADD		1				
ADD						
ADD						



UNIVERSITY of **HOUSTON** 

Five stages, one step per stage


1. IF: Instruction fetch from memory

2. ID: Instruction decode & register read

3. EX: Execute operation or calculate address

4. MEM: Access memory operand

Inst./ Cycle	1	2	3	4	5	6
LDUR	1	2	3	4	5	
ADD		1	2	3	5	
ADD			1	2	3	5
ADD				1	2	3



UNIVERSITY of **HOUSTON** 

Five stages, one step per stage


1. IF: Instruction fetch from memory

2. ID: Instruction decode & register read

3. EX: Execute operation or calculate address

4. MEM: Access memory operand

Inst./ Cycle	1	2	3	4	5	6
LDUR	1	2	3	4	5	
ADD		1	2	3	5	
ADD			1	2	3	5
ADD				1	2	3




### Hazards

Situations that prevent starting the next instruction in the next cycle

#### Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
  - A required resource is busy



Five stages, one step per stage

3.

4.

5.

IF: Instruction fetch from memory


MEM: Access memory operand

WB: Write result back to register

ID: Instruction decode & register read

## Example R-Type Instruction






	IF	ID	EX	Mem	WB
ADD X19, X0, X1	Fetch instruction from mem	Read data from registers 0, 1	Add values of registers 0, 1		Write results to X19

## **Example R-Type Instruction**


•



Cycles	1	2	3	4
ADD X19, X0, X1	Fetch instruction from mem			
SUB X2, X19, X3				

### **Example R-Type Instrucstion**


lacktriangle



Cycles	1	2	3	4
ADD X19, X0, X1	Fetch instruction from mem	Read data from registers 0, 1		
SUB X2, X19, X3		Fetch instruction from mem		

### **Example R-Type Instrucstion**


lacktriangle



Cycles	1	2	3	4
ADD X19, X0, X1	Fetch instruction from mem	Read data from registers 0, 1	Add values of registers 0, 1	
SUB X2, X19, X3		Fetch instruction from mem	Read data from registers 19, 3	

### Example R-Type Instrucstion





Cycles	1	2	3	4
ADD X19, X0, X1	Fetch instruction from mem	Read data from registers 0, 1	Add values of registers 0, 1	
SUB X2, X19, X3		Fetch instruction from mem	Read data from registers 19, 3	

The correct value of reg 19 is not available until the write backstage.

UNIVERSITY of HOUSTON

### Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
  - A required resource is busy
- Data hazard
  - An instruction depends on completion of data access by a previous instruction

### Branches

Checks to see if the value in register is 0

CBZ X9, L2

If yes, branches to L2

Register X9

**L1**: *ADD X10, X11, X12* 

**L2**: *SUB X10, X11, X12* 

Which instruction to fetch in the next cycle?

### Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
  - A required resource is busy
- Data hazard
  - An instruction depends on completion of data access by a previous instruction
- Control hazard
  - Deciding on control action depends on previous instruction
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction