

Computer Organization and Architecture

Lecture – 17


Oct 17th , 2022

Chapter – 4: The Processor


Introduction

- CPU performance factors
 - Instruction count (Chapter 2)
 - Determined by ISA and compiler
 - CPI and Cycle time (Chapter 1)
 - Determined by CPU hardware
 - Implementation of the processor CPI and cycle time.


Memory Layout




Memory Layout




Executing instructions




Executing instructions



Executing instructions



Executing instructions



Introduction


- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two LEGv8 implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: LDUR, STUR
 - Arithmetic/logical: ADD, SUB, AND, ORR
 - Control transfer: CBZ, B

Building a Datapath

- Combine various circuits elements to create a processor
 - Combinational elements
 - State elements

Combinational Elements


Control the flow of current using transistors



NPN Transistor




Transistor




Symbol

Two transistors in parallel: Logic Gate




Input 1	Input 2	Output
0	0	0
1	0	0
0	1	0
1	1	1


AND Gate



OR Gate




Input 1	Input 2	Output
0	0	0
1	0	1
0	1	1
1	1	1



OR Gate

Design an Adder



XOR Gate


It looks similar to OR Gate.

Except the last row is inverted where both inputs are 1, the result is inverted.

Input 1	Input 2	Output 1	Output 2
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Binary


Multiplexer (Data selector)



A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

C	B	A	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Multiplexer (Data selector)




C = 0

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

C	B	A	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Multiplexer (Data selector)

C = 1
Selector




A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

C	B	A	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Combinational Elements


- AND-gate

- $Y = A \& B$




- Adder

- $Y = A + B$




- Multiplexer

- $Y = S ? I1 : I0$



- Arithmetic/Logic Unit

- $Y = F(A, B)$



ALU

- Combines adder and And/OR logic gate



b. ALU

ALU

- Combines adder and And/OR logic gate


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR




b. ALU

State Elements


Instruction Memory




Instruction Memory



Instruction Memory



Register File



a. Registers

Register file:


1. Read values from registers
2. Write values to registers

Gated Latch



I	W	O
0	0	0
1	0	0 (No update)
0	1	0 (Same as I)
1	1	1 (Same as I)
0	0	1 (No update)
1	0	1 (No update)

Register File




a. Registers

Register file:

1. Read values from registers
2. Write values to registers

Register File



a. Registers


Register file:

1. Read values from registers
2. Write values to registers

Register values

X0	1000
X1	1100
X2	1001
X3	
..	

Register File



a. Registers


Register file:

1. Read values from registers
2. Write values to registers

Register values

X0	1000
X1	1100
X2	1001
X3	
..	

Register File



a. Registers

Register file:


1. Read values from registers
2. **Write values to registers**

Register values


X0	1000
X1	1100
X2	1001
X3	1111
..	

Data Memory


Data Memory




Data Memory



Data stored in memory



Data Memory




Register file:


1. Read values from memory
2. Write values to Memory

DataMemory (Byte address)

Data stored in memory



Data Memory




Register file:

1. Read values from memory
- 2. Write values to Memory**

DataMemory (Byte address)

Data stored in memory



a. Data memory unit


Building a Datapath

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a LEGv8 datapath incrementally
 - **Fetch Instruction**
 - Execute Instruction
 - ADD, LDUR/STUR, CBZ


What Registers used?

- X0 – X7: procedure arguments/results
- X9 – X15: temporaries registers
- X19 – X27: saved registers
- X28 (SP): stack pointer (address of the most recently allocated stack)
- X29 (FP): frame pointer
- **X30 (PC): Program Counter**
 - Address of the current Instructions
 - LR, link register



Instruction Fetch




Instruction Fetch




Fetch Instruction




Fetch Instruction




Fetch Instruction




Fetch Instruction



Fetch Instruction




Fetch Instruction



ADD (R-Type) Instruction

ADD (R-Type) Instruction

- EG. `ADD X3, X1, X2`
- Read two register operands
- Perform arithmetic/logical operation
- Write register result




a. Registers

b. ALU

ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result



a. Registers

b. ALU

Register values


X0	1000
X1	1100
X2	1001
X3	
..	

ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result

Register values

X0	1000
X1	1100
X2	0001
X3	
..	



a. Registers

b. ALU

ALU

- Combines adder and And/OR logic gate

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR




b. ALU

ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result

Register values

X0	1000
X1	1100
X2	0001
X3	
..	



a. Registers


b. ALU

ADD (R-Type) Instruction

- EG. ADD X3, X1, X2
- Read two register operands
- Perform arithmetic/logical operation
- Write register result


Register values

X0	1000
X1	1100
X2	0001
X3	1101
..	



Load/Store Instruction (D-Type)


- LDUR X1, [X2, #offset]



Load/Store Instruction (D-Type)

- LDUR X1, [X2, #offset]

2 + Offset = address




Offset

Needs to be sign
extended


Load/Store Instruction (D-Type)

- LDUR X1, [X2, #offset]




Load/Store Instruction (D-Type)


- STUR X1, [X2, #offset]




R-Type/Load/Store Datapath



R-Type/Load/Store Datapath



R-Type/Load/Store Datapath



R-type
ADD X3, X1, X2

RegWrite → 0

ALUSrc → 0

ALU operation → 0010

MemWrite → 0

MemRead → 0

MemtoReg → 0

Later

RegWrite → 1

ALU


- Combines adder and And/OR logic gate

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR



b. ALU

R-Type/Load/Store Datapath



D-type

LDUR X1, [X2, #offset]

RegWrite \rightarrow 0

ALUSrc \rightarrow 1

ALU operation → 0010

MemWrite \rightarrow 0

MemRead → 1

MemtoReg \rightarrow 1


Later

RegWrite $\rightarrow 1$

ALU

- Combines adder and And/OR logic gate


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	pass input b
1100	NOR




b. ALU

Branch Instructions


CBZ X0, address(offset)



Full Datapath




Datapath With Control



Datapath With Control (R-Type)

ADD x9, x20, x21



1112 _{ten}	21 _{ten}	0 _{ten}	20 _{ten}	9 _{ten}
opcode	Rm	shamt	Rn	
10001011000 _{two}	10101 _{two}	000000 _{two}	10100 _{two}	01001 _{two}
opcode	Rm	shamt	Rn	Rd
31:21	20:16	15:10	9:5	4:0