Synthesis Report

Wed Jul 29 20:27:39 2020

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
--> Parameter xsthdpdir set to xst Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
--> Reading design: cordic.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
8) Design Summary
        8.1) Primitive and Black Box Usage
8.2) Device utilization summary
        8.3) Partition Resource Summary
        8.4) Timing Report
8.4.1) Clock Information
              8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
              8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                          Synthesis Options Summary
---- Source Parameters
Input File Name
                                         : "cordic.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                         : "cordic"
Output Format
Target Device
                                         : NGC
                                        : xc7a100t-3-csg324
---- Source Options
Top Module Name
                                        : cordic
Automatic FSM Extraction
FSM Encoding Algorithm
                                        : YES
                                        : Auto
Safe Implementation
FSM Style
RAM Extraction
                                        : LUT
RAM Style
ROM Extraction
Shift Register Extraction
ROM Style
                                         : Auto
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                         : NO
Use DSP Block
Automatic Register Balancing
                                         : Auto
                                        : No
 ---- Target Options
LUT Combining
                                         : Auto
Reduce Control Sets
Add IO Buffers
                                         : YES
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
                                         : YES
Optimize Instantiated Primitives : NO
Use Clock Enable
                                         : Auto
Use Synchronous Set
                                       : Auto
: Auto
: YES
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
Keep Hierarchy
Netlist Hierarchy
                                        : No
: As_Optimized
: Yes
RTL Output
                                        : AllClockNets
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
Slice Utilization Ratio
                                        : 100
BRAM Utilization Ratio
DSP48 Utilization Ratio
                                         : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
_____
                               HDL Parsing
Analyzing Verilog file "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_stage.v" into library work
Analyzing Verilog file "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_top.v" into library work
```

Synthesis Report Page 2 of 8

```
Parsing module .
                                HDL Elaboration
WARNING:HDLCompiler:413 - "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_top.v" Line 43: Result of 33-bit expression is truncated to fit WARNING:HDLCompiler:413 - "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_top.v" Line 45: Result of 33-bit expression is truncated to fit
Elaborating module
WARNING: HDLCompiler: 413 - "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_stage.v" Line 19: Result of 4-bit expression is truncated to fi
                               HDL Synthesis
Synthesizing Unit .
    Related source file is "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic top.v".
INFO:Xst:3210 - "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_top.v" line 133: Output port of the instance is unconnected or connecte
    Found 16-bit register for signal .
     Found 16-bit register for signal
    Found 16-bit register for signal
     Found 16-bit register for signal
    Found 16-bit register for signal
     Found 1-bit register for signal .
    Found 15-bit subtractor for signal created at line 86. Found 16-bit subtractor for signal created at line 93.
     Found 15-bit comparator lessequal for signal created at line 74
    Summarv:
         inferred 2 Adder/Subtractor(s).
        inferred 81 D-type flip-flop(s).
inferred 1 Comparator(s).
         inferred 16 Multiplexer(s).
Unit synthesized.
Synthesizing Unit .
    Related source file is ""
    Found 42-bit adder for signal
    Found 42-bit adder for signal Found 41-bit adder for signal
                                       created at line 0. created at line 0.
    Found 41-bit adder for signal
                                        created at line 0.
    Found 40-bit adder for signal
                                       created at line 0.
     Found 40-bit adder for signal
                                        created at line 0.
    Found 39-bit adder for signal
                                        created at line 0.
     Found 39-bit adder for signal
    Found 38-bit adder for signal
                                       created at line 0.
    Found 38-bit adder for signal
                                        created at line 0.
    Found 37-bit adder for signal Found 37-bit adder for signal
                                        created at line 0.
                                       created at line 0.
    Found 36-bit adder for signal
    Found 36-bit adder for signal Found 35-bit adder for signal
                                       created at line 0.
                                       created at line 0.
    Found 35-bit adder for signal
                                       created at line 0.
     Found 34-bit adder for signal
                                        created at line 0.
     Found 34-bit adder for signal
                                        created at line 0
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal
                                        created at line O
     Found 33-bit adder for signal
                                        created at line 0.
                                        created at line 0.
    Found 33-bit adder for signal
    Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal Found 33-bit adder for signal
                                       created at line 0.
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line
    Found 33-bit adder for signal
                                        created at line 0.
                                        created at line
     Found 33-bit adder for signal
    Found 33-bit adder for signal Found 33-bit adder for signal
                                        created at line 0.
                                       created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal Found 33-bit adder for signal
                                       created at line 0.
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal Found 33-bit adder for signal
                                       created at line 0.
                                        created at line
    Found 33-bit adder for signal Found 33-bit adder for signal
                                        created at line 0.
                                       created at line 0.
                                       created at line 0.
     Found 33-bit adder for signal
     Found 33-bit adder for signal
                                        created at line 0.
     Found 33-bit adder for signal
                                        created at line 0
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line
    Found 33-bit adder for signal Found 33-bit adder for signal
                                       created at line 0.
                                       created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                        created at line 0.
    Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
    Found 33-bit adder for signal created at line 0.
     Found 33-bit adder for signal created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
     Found 33-bit adder for signal
                                       created at line 0.
    Found 42-bit comparator lessequal for signal created at line 0 Found 41-bit comparator lessequal for signal created at line 0
```

Synthesis Report Page 3 of 8

```
Found 40-bit comparator lessequal for signal created at line 0 Found 39-bit comparator lessequal for signal created at line 0
      Found 38-bit comparator lessequal for signal
                                                                    created at line 0
     Found 37-bit comparator lessequal for signal
                                                                    created at line 0
      Found 36-bit comparator lessequal for signal
     Found 35-bit comparator lessequal for signal Found 34-bit comparator lessequal for signal
                                                                    created at line 0
     Found 33-bit comparator lessequal for signal
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
                                                                   created at line 0
     Found 33-bit comparator lessequal for signal
                                                                    created at line 0
     Found 33-bit comparator lessegual for signal
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
                                                                    created at line
     Found 33-bit comparator lessequal for signal Found 33-bit comparator lessequal for signal
                                                                    created at line 0
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
                                                                    created at line
     Found 33-bit comparator lessequal for signal
                                                                    created at line 0
      Found 33-bit comparator lessequal for signal
     Found 33-bit comparator lessequal for signal Found 33-bit comparator lessequal for signal
                                                                    created at line 0
                                                                    created at
     Found 33-bit comparator lessequal for signal created at line 0 Found 33-bit comparator lessequal for signal created at line 0
      Found 33-bit comparator lessequal for signal
                                                                    created at line 0
     Found 33-bit comparator lessequal for signal created at line 0
      Found 33-bit comparator lessequal for signal created at line 0
     Found 33-bit comparator lessequal for signal created at line 0
     Found 33-bit comparator lessequal for signal created at line 0
      Found 33-bit comparator lessequal for signal created at line 0
     Found 33-bit comparator lessequal for signal created at line 0 Found 33-bit comparator lessequal for signal created at line 0
      Found 33-bit comparator lessequal for signal created at line 0
          inferred 66 Adder/Subtractor(s).
inferred 34 Comparator(s).
           inferred 993 Multiplexer(s).
Unit synthesized.
Synthesizing Unit .
     Related source file is "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic stage.v".
      Found 16-bit register for signal .
     Found 16-bit register for signal . Found 16-bit register for signal .
     Found 1-bit register for signal .
Found 16-bit subtractor for signal created at line 80.
      Found 15-bit subtractor for signal created at line 114.
     Found 15-bit subtractor for signal created at line 115. Found 15-bit subtractor for signal created at line 120.
     Found 15-bit subtractor for signal created at line 121.
      Found 15-bit subtractor for signal created at line 126.
      Found 15-bit subtractor for signal created at line 127.
     Found 3-bit adder for signal created at line 19. Found 15-bit adder for signal created at line 116.
     Found 15-bit adder for signal created at line 122. Found 15-bit adder for signal created at line 128.
     Found 15-bit shifter logical right for signal created at line 115
Found 15-bit shifter logical right for signal created at line 122
WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
WARNING: Xst: 737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
WARNING:XSt:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us WARNING:Xst:737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the us
      Found 15-bit comparator greater for signal created at line 113
     Found 15-bit comparator greater for signal created at line 119 Found 15-bit comparator greater for signal created at line 125
     Summary:
          inferred 11 Adder/Subtractor(s).
           inferred 49 D-type flip-flop(s).
inferred 9 Latch(s).
inferred 3 Comparator(s).
           inferred 18 Multiplexer(s)
           inferred
                        2 Combinational logic shifter(s).
Unit synthesized.
Macro Statistics
# Adders/Subtractors
 15-bit adder
15-bit subtractor
                                                                           : 49
 16-bit subtractor
                                                                           . 9
 3-bit adder
 33-bit adder
 34-bit adder
 35-bit adder
 36-bit adder
 37-bit adder
 38-bit adder
                                                                            . 4
 39-bit adder
 40-bit adder
 41-bit adder
                                                                           : 4
 42-bit adder
# Registers
                                                                           : 38
 1-bit register
 16-bit register
                                                                           : 29
 # Latches
                                                                              72
  l-bit latch
# Comparators
                                                                           . 93
```

Synthesis Report Page 4 of 8

```
: 24
  15-bit comparator greater
   15-bit comparator lessequal
   33-bit comparator lessequal
   34-bit comparator lessequal
   35-bit comparator lessequal
   36-bit comparator lessequal
   37-bit comparator lessequal
   38-bit comparator lessequal
   39-bit comparator lessequal
   40-bit comparator lessequal
                                                                                                                      . 2
   41-bit comparator lessequal
    42-bit comparator lessequal
 # Multiplexers
1-bit 2-to-1 multiplexer
                                                                                                                     : 2146
  16-bit 2-to-1 multiplexer
33-bit 2-to-1 multiplexer
    Logic shifters
  15-bit shifter logical right
                                                                                                                      : 16
  1-hit vor2
                                                                                                                      . 8
 ______
                                                 Advanced HDL Synthesis
INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following 4 FFs/Latches, which will be removed:
INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following 3 FFs/Latches, which will be removed:
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 1 in block. This FF/Latch will be trimmed during the optimization
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization warning:Xst:1710 - FF/Latch will be trimmed during the optimization
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization warning:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization
Advanced HDL Synthesis Report
Macro Statistics
 # Adders/Subtractors
                                                                                                                     : 155
    5-bit adder
  15-bit subtractor
16-bit subtractor
                                                                                                                     . 49
   3-bit adder
   33-bit adder carry in
                                                                                                                     : 66
 # Registers
  Flip-Flops
                                                                                                                      : 473
    Comparators
  15-bit comparator greater
15-bit comparator lessequal
                                                                                                                      : 24
   33-bit comparator lessequal
                                                                                                                      : 50
   34-bit comparator lessequal
   35-bit comparator lessequal
   36-bit comparator lessequal
    37-bit comparator lessequal
  38-bit comparator lessequal 39-bit comparator lessequal
   40-bit comparator lessequal
   41-bit comparator lessequal
   42-bit comparator lessequal
 # Multiplexers
                                                                                                                     : 2176
   1-bit 2-to-1 multiplexer
  16-bit 2-to-1 multiplexer
33-bit 2-to-1 multiplexer
                                                                                                                     : 154
  Logic shifters
15-bit shifter logical right
  1-bit xor2
 ______
                                                   Low Level Synthesis
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during the optimization
WARNING:XSt::110 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimming, FF/Latch will be WARNING:XSt::1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be WARNING:XSt::1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be WARNING:XSt::1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be WARNING:XSt::1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be WARNING:XSt::1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                                                                                   (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 1 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                    (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization warning:Xst:1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization warning:Xst:1895 - Due to other FF/Latch trimming, FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization warning:Xst:1895 - Due to other FF/Latch trimming, FF/Latch will be trimmed during the optimization warning w
                                                                                                                                   (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                                                                                   (without init value) has a constant value of 1 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                    (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 1 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                    (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                                                                                   (Without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                   (without init value) has a constant value of 1 in block. This FF/Latch will be
```

Synthesis Report Page 5 of 8

```
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                      (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block .
                                                                                                                                         This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:XSt:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:XSt:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will
                                                                       (without init value) has a constant value of 0 in block .
WARNING: Xst: 1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                         This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block .
                                                                                                                                         This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block .
                                                                                                                                         This FF/Latch will
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block .
                                                                                                                                         This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:XSt:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:XSt:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block .
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING: Xst: 1895 - Due to other FF/Latch trimming, FF/Latch
                                                                      (without init value) has a constant value of 0 in block . This FF/Latch will be
                                                                                                                                         This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block .
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING: Xst: 1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block .
                                                                                                                                         This FF/Latch will
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                      (without init value) has a constant value of 0 in block . This FF/Latch will be (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 0 in block .
                                                                                                                                         This FF/Latch will be
                                                                       (without init value) has a constant value of 0 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                       (without init value) has a constant value of 1 in block . This FF/Latch will be
                                                                      (without init value) has a constant value of 1 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be (without init value) has a constant value of 1 in block . This FF/Latch will be
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
Optimizing unit ...
NNFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
Mapping all equations...
Papping and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cordic, actual ratio is 6.
Final Macro Processing ...
Final Register Report
Macro Statistics
 Registers
Flip-Flops
______
                              Partition Report
Partition Implementation Status
  No Partitions were found in this design.
                                 Design Summary
Top Level Output File Name
                                        : cordic.ngc
Primitive and Black Box Usage:
                                        : 8084
        GND
                                        : 488
        INV
       LUT2
                                        : 641
        т.пт4
                                        . 427
        LUT5
                                        : 1486
       MUXCY
                                        : 2227
        VCC
        XORCY
# FlipFlops/Latches
        FDE
# Clock Buffers
        BUFGP
 TO Buffers
                                        . 82
       IBUF
       OBILE
Device utilization summary:
Selected Device : 7a100tcsq324-3
Slice Logic Utilization:
Number of Slice Registers:
Number of Slice LUTs:
                                              472 out of 126800
                                                                          0%
                                             3913 out of
    Number used as Logic:
                                             3913 out of 63400
                                                                         6%
Slice Logic Distribution:
 Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
                                            3471 out of 3943
                                                                       88%
```

Synthesis Report Page 6 of 8

```
Number with an unused LUT:
                                                                                                                                                                                30 out of
                                                                                                                                                                                                                                         3943
             Number of fully used LUT-FF pairs:
                                                                                                                                                                        442 out of
             Number of unique control sets:
IO Utilization:
    Number of bonded IOBs:
                                                                                                                                                                               83 out of
                                                                                                                                                                                                                                             210
                                                                                                                                                                                                                                                                           39%
 Specific Feature Utilization:
    Number of BUFG/BUFGCTRLs:
                                                                                                                                                                                  1 out of
                                                                                                                                                                                                                                               32
                                                                                                                                                                                                                                                                               3%
Partition Resource Summary:
         No Partitions were found in this design.
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
                          FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
                          GENERATED AFTER PLACE-and-ROUTE.
Clock Signal
                                                                                                                                                      | Clock buffer(FF name) | Load |
                                                                                                                                                    BUFGP
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Speed Grade: -3
           Minimum period: 29.558ns (Maximum Frequency: 33.831MHz) Minimum input arrival time before clock: 2.875ns
             Maximum output required time after clock: 0.640ns
             Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'clock'
         Clock period: 29.558ns (frequency: 33.831MHz)
Total number of paths / destination ports: 238400604851948300000000000 / 423
Delay:
                                                                                         29.558ns (Levels of Logic = 96)
                                                                                          stages[7].s0/y_out_6 (FF)
                                                                                         y_or_size_out_0 (FF) clock rising
         Destination:
        Destination Clock: clock rising
Data Path: stages[7].so/y_out_6 to y_or_size_out_0
Gate Net
Delay Logical
                                                                                     fanout Delay
                                                                                                                                                                       Delay Logical Name (Net Name)
                 Cell:in->out
                                                                                                                                                                                                    stages[7].s0/y out_6 (stages[7].s0/y out_6)
holdery[24] PWR 1 o div_6/Mcompar_o<14>_lut<0> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_lut<0> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<0> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<1> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<2> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<3> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<3> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<3> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<5> (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<5) (holdery[24] PWR 1 o div_6/Mcompar_o<14>_cy<6) (holdery[24] PWR 1 o div_6/
                    FDC:C->O
                                                                                                                    6 0 361
                                                                                                                                                                        0.534
                                                                                                                                                                        0.000
                                                                                                                                     0.097
                     MUXCY:S->0
                                                                                                                                     0.353
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                      MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                    0.023
                                                                                                                                                                        0.000
                      MUXCY:CI->O
                                                                                                                                                                        0.496
                                                                                                                                                                                                     holdery[24] PWR 1 o div 6/Mcompar o<13> [NUX 1080 o121] (holdery[24] PWR 1 o div 6/a[29] a[32] holdery[24] PWR 1 o div 6/Mcompar o<13> lutdi5 (holdery[24] PWR 1 o div 6/Mcompar o<13> lutdi5 (holdery[24] PWR 1 o div 6/Mcompar o<13> lutdi5 (holdery[24] PWR 1 o div 6/Mcompar o<13> cy<5> (holdery[24] PWR 1 o div 6/a[21] a[32] holdery[24] holdery[24] holdery[24] pWR 1 o div 6/a[21] a[32] holdery[24] holdery[2
                      LUT2:I0->0
                                                                                                                                     0.097
                                                                                                                                                                        0.688
                      LUT5:10->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                                                                                                                                     0.337
                                                                                                                                                                        0.000
                      MUXCY:DI->O
                                                                                                               73
                     MUXCY:CI->O
                                                                                                                                    0.253
                                                                                                                                                                        0.408
                      LUT5:I4->0
                                                                                                                                     0.097
                                                                                                                                                                        0.702
                                                                                                                                                                                                    holdery[24] PWR 1 o div 6/Mcompar o<12> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<11> lut<4
                      TJUT5: T0->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                      MUXCY:S->O
                                                                                                                                     0.353
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                               79
                                                                                                                                     0.253
                                                                                                                                                                        0.409
                      LUT3:12->0
                                                                                                                                     0.097
                                                                                                                                                                        0.693
                                                                                                                                     0.097
                      LUT5:I0->0
                                                                                                                                                                        0.000
                      MUXCY:S->O
                                                                                                                                      0.353
                                                                                                                                                                        0.000
                                                                                                                                                                                                     holdery[24] PWR 1
holdery[24] PWR 1
holdery[24] PWR 1
holdery[24] PWR 1
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                                                                                                                                                                                                  holdery[24] PWR 1 o div 6/Mcompar o<11> cyc>> (holdery[24] PWR 1 o div 6/Mcompar o<11> cyc>>) holdery[24] PWR 1 o div 6/Mcompar o<11> cyc>> (holdery[24] PWR 1 o div 6/Mcompar o<11> cyc>> (holdery[24] PWR 1 o div 6/Mcompar o<10> cyc>> (holdery[24] PWR 1 o div 6
                      MUXCY:CI->O
                                                                                                                                     0.253
                                                                                                                                                                        0.408
                      LUT3:12->0
                                                                                                                                     0.097
                                                                                                                                                                        0.697
                      LUT5:I0->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                      MUXCY:S->O
                                                                                                                                     0.353
                                                                                                                                                                        0.000
                     MUXCY:CT->0
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                      MUXCY:CI->O
                                                                                                                                                                        0.000
                                                                                                                                     0.023
                     MUXCY:CT->0
                                                                                                               86
                                                                                                                                     0.253
                                                                                                                                                                        0.410
                                                                                                                                                                        0.693
                      LUT3:12->0
                                                                                                                                     0.097
                      LUT5: T0->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                                                                                                                                                                        0.000
                     MUXCY:S->O
                                                                                                                                     0.353
                      MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                      MUXCY:CI->O
                                                                                                                                     0.253
                                                                                                                                                                        0.409
                     T.TTT3 • T2->0
                                                                                                                                     0 097
                                                                                                                                                                        0.697
                      LUT5:10->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                                                                                                                                                                        0.000
                     MUXCY:S->0
                                                                                                                                     0.353
                     MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                                                                                                                                                                        0.000
                     MIIXCY · CT - > O
                                                                                                                                     0.023
                                                                                                                                   0.253
                     MUXCY:CI->O
                                                                                                               94
                                                                                                                                                                        0.412
                      LUT3:12->0
                                                                                                                                      0.097
                                                                                                                                                                        0.693
                                                                                                                                                                                                     holdery[24] PWR 1 o div 6/Mcompar o<7> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<7> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<7> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<7> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<7> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<7> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<7> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<7> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<6> (holdery[2
                     TJUT5: T0->0
                                                                                                                                     0.097
                                                                                                                                                                        0.000
                      MUXCY:S->O
                                                                                                                                                                        0.000
                                                                                                                                     0.353
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                      MUXCY:CI->O
                                                                                                                                     0.023
                                                                                                                                                                        0.000
                     MUXCY:CI->O
                                                                                                                                     0.253
                                                                                                                                                                        0.410
                                                                                                                85
                     TJJT3:T2->0
                                                                                                                                     0.097
                                                                                                                                                                        0.697
                                                                                                                                                                                                      holdery[24]_PWR_1_o_div_6/Amux_a[0]_a[32]_MUX_1311_o161 (holdery[24]_FWR_1_o_div_6/a[15]_a[32]
```

Synthesis Report Page 7 of 8

```
holdery[24] PWR 1 o div 6/Mcompar o<6> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<6> lut<4>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<6> cy<4>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<4>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<6> cy<5>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<6> cy<6>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<6> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<6> cy<6>) holdery[24] PWR 1 o div 6/Mcompar o<6> cy<6> cy<6>) holdery[24] PWR 1 o div 6/Mcompar o<5> cy<7> (holdery[24] PWR 1 o div 6/Mcompar o<5> lut<4) holdery[24] PWR 1 o div 6/Mcompar o<5> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<5> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<5> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<4> cy<6> (holder
              TJUT5: T0->0
                                                                                    0.097
                                                                                                             0.000
                                                                                                             0.000
              MUXCY:S->O
                                                                                      0.353
              MIIXCY · CT - > O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              LUT3:I2->0
                                                                                     0.097
                                                                                                             0.693
                                                                                                             0.000
                                                                                      0.097
              MIIXCY · S->O
                                                                                      0 353
                                                                                                             0 000
              MUXCY:CI->O
                                                                                                             0.000
                                                                                      0.023
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CT->O
                                                                                      0.023
                                                                                                             0.000
                                                                                                              0.411
              LUT3:12->0
                                                                                      0.097
                                                                                                             0.697
              LUT5:10->0
                                                                                      0.097
                                                                                                             0.000
              MUXCY:S->O
                                                                                      0.353
                                                                                                             0.000
              MUXCY:CI->O
                                                                                                             0.000
                                                                                      0.023
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
                                                                                                                             holdery[24] PWR 1 o div 6/Mcompar o<4> cy<7> (holdery[24] PWR 1 o div 6/Mcompar o<4> cy<7>)
holdery[24] PWR 1 o div 6/Mcompar o<4> cy<8> (holdery[24] PWR 1 o div 6/Mcompar o<3> lutdi)
holdery[24] PWR 1 o div 6/Mcompar o<3> lutdi)
holdery[24] PWR 1 o div 6/Mcompar o<3> lut<4> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<6> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<8> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<1 (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<4> (holdery[24] PWR 1 o div 6/Mcompar o<2> cy<5> (holdery[24] PWR 1 o div 6/Mcompar o<3> cy<5> (holdery[24] PWR 1 
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
                                                                    113
                                                                                      0.253
                                                                                                             0.414
              LUT3:I2->0
                                                                                     0 097
                                                                                                             0 697
              LUT5:I0->0
                                                                                      0.097
                                                                                                             0.000
              MIIXCY · S->O
                                                                                      0.353
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                                             0.415
              LUT3:12->0
                                                                                      0.097
                                                                                                             0.693
              LUT5:10->0
                                                                                      0.097
                                                                                                             0.000
              MUXCY:S->O
                                                                                      0.353
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CT->0
                                                                                      0.023
                                                                                                             0.000
                                                                                                             0.412
              LUT3:12->0
                                                                                     0.097
                                                                                                             0.688
              LUT5:10->0
                                                                                      0.097
                                                                                                             0.000
              MUXCY:S->O
                                                                                      0.353
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
                                                                                                             0.402
              T.TIT5 • T4->0
                                                                                      0 097
                                                                                                             0.688
              LUT5:10->0
                                                                                                             0.000
                                                                                      0.097
              MIIXCY · S->O
                                                                                      0.353
                                                                                                             0.000
              MUXCY:CI->O
                                                                                                             0.000
                                                                                      0.023
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CT->0
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CI->O
                                                                                      0.023
                                                                                                             0.000
              MUXCY:CT->0
                                                                                    0.253
                                                                                                             0.295
              LUT3:12->0
                                                                                   0.097
                                                                                                             0.000
                                                                                      0.008
                                                                                                                                y or size out 0
                                                                         29.558ns (13.181ns logic, 16.377ns route)
                                                                                                            (44.6% logic, 55.4% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Total number of paths / destination ports: 1583 / 521
                                                         2.875ns (Levels of Logic = 5)
Offset:
                                                         rotate_amount<14> (PAD)
z_in_4 (FF)
     Destination:
      Destination Clock: clock rising
     Destination Clock: CLOCK LIBING
Data Path: rotate_amount<14> to z_in_4
Gate Net
                                                  fanout
                                                                                   Delay
                                                                                                             Delay Logical Name (Net Name)
              _____
                                                                                                                               rotate amount 14 IBUF (rotate amount 14 IBUF)
rotate amount[14] GND 1 o LessThan 12 o21 (rotate amount[14] GND 1 o LessThan 12 o2)
rotate amount[14] GND 1 o LessThan 12 o23 (rotate amount[14] GND 1 o LessThan 12 o)
Mmux PWR 1 o rotate amount[15] mux 25 OUT111 (Mmux PWR 1 o rotate amount[15] mux 25 OUT11)
Mmux PWR 1 o rotate amount[15] mux 25 OUT112 (PWR 1 o rotate amount[15] mux 25 OUT<4>)
                                                    4 0.001
                                                                                                             0.707
              TUT6: T0->0
                                                                                      0.097
                                                                                                             0.683
                                                                     47
                                                                                      0.097
              TJUT5: T0->0
                                                                                   0.097
                                                                                                             0.295
                                                                      1 0.097
              LUT3:I2->0
                                                                                                            0.000
                                                                                   2.875ns (0.397ns logic, 2.478ns route)
                                                                                                            (13.8% logic, 86.2% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock' Total number of paths / destination ports: 32\ /\ 32
Offset:
                                                         0.640ns (Levels of Logic = 1)
     Itset: U.04UMS (Levels of Logic Source: x_or_phase_out_15 (FF)
Destination: x_or_phase_out<15> (PAD)
Source Clock: clock rising
     Data Path: x_or_phase_out_15 to x_or_phase_out<15>
          Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)
                                            1 0.361 0.279 x_or_phase_out_15 (x_or_phase_out_15)
             FDC:C->O
             OBIIF · I ->O
                                                                                    0 000
                                                                                                                                x_or_phase_out_15_OBUF (x_or_phase_out<15>)
                                                                                    0.640ns (0.361ns logic, 0.279ns route)
(56.4% logic, 43.6% route)
Cross Clock Domains Report:
Clock to Setup on destination clock clock
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|
                                    29.558|
clock
```

Synthesis Report Page 8 of 8

Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.20 secs

Total memory usage is 4647916 kilobytes
Number of errors : 0 (0 filtered)
Number of warnings : 93 (0 filtered)
Number of infos : 4 (0 filtered)