Map Report

Sun Aug 2 12:22:26 2020

```
Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'cordic'
Design Information
                         : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
Command Line
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o cordic_map.ncd cordic.ngd cordic.pcf
Target Device : xc7a100t
Target Package : csg324
Target Speed : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date : Sun Aug 02 12:19:11 2020
mapped Date : Sun Aug 02 12:19:11 2020
Design Summary
Number of errors:
Number of warnings: 85
Slice Logic Utilization:
   Number of Slice Registers:
                                                                               472 out of 126,800
      Number used as Flip Flops:
Number used as Latches:
       Number used as Latch-thrus:
Number used as AND/OR logics:
                                                                                  0
   Number of Slice LUTs:
                                                                            3,611 out of 63,400
      Number used as logic:
Number using 06 output only:
Number using 05 output only:
Number using 05 and 06:
                                                                            3,429 out of 63,400
                                                                                                                    5%
                                                                            2,274
                                                                                 97
       Number used as ROM:
Number used as Memory:
                                                                                   0 out of 19,000
       Number used exclusively as route-thrus:
Number with same-slice register load:
                                                                               182
          Number with same-slice carry load:
          Number with other load:
Slice Logic Distribution:
   Number of occupied Slices:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
                                                                               986 out of 15,850
                                                                                                                    6%
                                                                            3,618
                                                                            3,177 out of
7 out of
                                                                                                    3,618
                                                                                                                  87%
       Number with an unused LUT:
                                                                                                     3,618
       Number of fully used LUT-FF pairs:
                                                                               434 out of
                                                                                                                  11%
       Number of unique control sets:
Number of slice register sites lost
   to control set restrictions: 8 out of 126,800 1% A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element.
   The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

OVERMAPPING of BRAM resources should be ignored if the design is
   over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
   Number of bonded IOBs:
                                                                                83 out of
                                                                                                                  39%
Specific Feature Utilization:
   Number of RAMB36E1/FIF036E1s:
Number of RAMB18E1/FIF018E1s:
                                                                                  0 out of
                                                                                                         270
                                                                                                                    0%
   Number of BUFG/BUFGCTRLs:
                                                                                   1 out of
                                                                                                                    3%
      Number used as BUFGs:
Number used as BUFGCTRLs:
   Number of IDELAYE2/IDELAYE2 FINEDELAYS:
Number of ILOGICE2/ILOGICE3/ISERDESE2s:
                                                                                  0 out of
                                                                                  0 out of
                                                                                                         300
                                                                                                                    0%
   Number of ILOGICEZ/ILOGICE3/ISERDESEZS:
Number of ODELAYEZ/ODELAYEZ FINEDELAYS:
Number of OLOGICEZ/OLOGICE3/OSERDESEZS:
Number of PHASER IN/PHASER IN PHYs:
Number of PHASER_OUT/PHASER_OUT_PHYS:
Number of BSCANS:
                                                                                  0 out of
                                                                                                         300
                                                                                                                    0%
                                                                                   0 out of
                                                                                                                    0%
                                                                                  0 out of
                                                                                                          24
                                                                                                                    0%
                                                                                  0 out of
                                                                                                                    0%
   Number of BUFHCEs:
                                                                                                                    0%
   Number of BUFRs:
                                                                                  0 out of
                                                                                                          2.4
                                                                                                                    0%
   Number of CAPTUREs:
                                                                                   0 out of
   Number of DNA_PORTs:
Number of DSP48E1s:
                                                                                  0 out of
                                                                                                                    0%
                                                                                                                    0%
                                                                                   0 out of
   Number of EFUSE_USRs:
Number of FRAME_ECCs:
Number of IBUFDS_GTE2s:
                                                                                  0 out of
                                                                                                                    0%
                                                                                                                    0%
                                                                                  0 out of
                                                                                  0 out of
   Number of ICAPs:
                                                                                  0 out of
                                                                                                                    0%
   Number of IDELAYCTRLs:
                                                                                  0 out of
   Number of IN_FIFOs:
Number of MMCME2_ADVs:
                                                                                  0 out of
                                                                                                                    0%
                                                                                  0 out of
                                                                                                                    0%
   Number of OUT_FIFOs:
Number of PCIE_2_1s:
Number of PHASER_REFs:
Number of PHY_CONTROLs:
                                                                                  0 out of
                                                                                                                    0%
                                                                                  0 out of
                                                                                                                    0%
                                                                                  0 out of
                                                                                                                    0%
                                                                                  0 out of
                                                                                                                    0%
   Number of PLLE2_ADVs:
   Number of STARTUPs:
Number of XADCs:
                                                                                  0 out of
                                                                                                                    0%
                                                                                  0 out of
Average Fanout of Non-Clock Nets: 3
Peak Memory Usage: 5082 MB
Total REAL time to MAP completion: 1 mins 32 secs
Total CPU time to MAP completion: 1 mins 31 secs
Table of Contents
Section 1 - Errors
Section 2 - Warnings
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 4 - Removed Logic
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
```

Page 2 of 7 Map Report

Section 8 - Guide Report Section 9 - Area Group and Partition Summary

Section 10 - Timing Report

Section 11 - Configuration String Information

Section 12 - Control Set Information Section 13 - Utilization by Hierarchy

Section 2 - Warnings

WARNING:LIT:701 - PAD symbol "clock" has an undefined IOSTANDARD. WARNING:LIT:702 - PAD symbol "clock" is not constrained (LOC) to a specific

location. WARNING:PhysDesignRules:2452 - The IOB reset is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB op_mode is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate_amount<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate amount<8> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate amount<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB rotate amount <6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB rotate amount<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB rotate amount<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate_amount<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate_amount<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate_amount<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB rotate amount<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y_or_size_out<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y_or_size_out<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y_or_size_out<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y or size out<8> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard under the pin location and I/O Standa the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y or size out<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB y_or_size_out<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

Map Report Page 3 of 7

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y or size out<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y_or_size_out<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y_or_size_out<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y_or_size_out<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<8> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB y_coordinate<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB x_or_phase_out<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x or phase_out<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB y coordinate<3> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB y_coordinate<2> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB y_coordinate<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

Map Report Page 4 of 7

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_coordinate<8> is either not constrained
 (LOC) to a specific location and/or has an undefined I/O Standard
 (IOSTANDARD). This condition may seriously affect the device and will be an
 error in bitstream creation. It should be corrected by properly specifying
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_coordinate<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x coordinate<6> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- the pin location and I/O Standard. WARNING:PhysDesignRules:2452 The IOB x_coordinate<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB x coordinate<2> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB x coordinate<1> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y_coordinate<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_coordinate<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB rotate amount<15> is either not
- WARNING:PhysDesignRules:2452 The IOB rotate amount<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB rotate amount<13> is either not
- WARNING:PhysDesignRules:2452 The IOB rotate_amount<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB rotate_amount<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB rotate_amount<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

Map Report Page 5 of 7

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING:PhysDesignRules:2452 The IOB rotate_amount<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB rotate amount<10> is either not
- WARNING:PhysDesignRules:2452 The IOB rotate_amount<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB clock is either not constrained (LOC) to
- WARNING: PhysDesignRules: 2452 The IOB clock is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_or_size_out<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_or_size_out<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_or_size_out<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB y_or_size_out<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB y or size out<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB y_or_size_out<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhyspesignRules:2452 The IOB x coordinate<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_coordinate<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_coordinate<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<3> is either not
- WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB x_or_phase_out<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard

Page 6 of 7 Map Report

(IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB x_or_phase_out<8> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB x_or_phase_out<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB x or phase out<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying

the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB x_or_phase_out<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB x_or_phase_out<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

Section 3 - Informational

INFO:LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.

INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)

INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to

1.050 Volts) INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report

(.mrp).

INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary

2 block(s) optimized away

Section 5 - Removed Logic

Optimized Block(s):

TYPE XST_GND XST_VCC GND VCC

To enable printing of redundant blocks removed and signals merged, set the detailed map report option and rerun map.

Section 6 - IOB Properties

IOB Name	Type	Direction	IO Standard 	Diff Term	Drive Strength		Reg (s) 	Resist
		I						
clock	IOB	INPUT	LVCMOS18	 		 	 	
op_mode	IOB	INPUT	LVCMOS18			1	1	1
reset	IOB	INPUT	LVCMOS18			1		1
rotate_amount<0>	IOB	INPUT	LVCMOS18			1	1	1
rotate amount<1>	IOB	INPUT	LVCMOS18			1		1
rotate amount<2>	IOB	INPUT	LVCMOS18			1		1
rotate amount<3>	IOB	INPUT	LVCMOS18			1		1
rotate amount<4>	IOB	INPUT	LVCMOS18			1		1
rotate amount<5>	IOB	INPUT	LVCMOS18			1		1
rotate amount<6>	IOB	INPUT	LVCMOS18			1		
rotate_amount<7>	IOB	INPUT	LVCMOS18				1	1
rotate_amount<8>	IOB	INPUT	LVCMOS18				1	1
rotate amount<9>	IOB	INPUT	LVCMOS18			I		1
rotate amount<10>	IOB	INPUT	LVCMOS18	1	I	I		1
rotate amount<11>	IOB	INPUT	LVCMOS18			1		
rotate amount<12>	IOB	INPUT	LVCMOS18	1	I	I		1
rotate amount<13>	IOB	INPUT	LVCMOS18			1		
rotate amount<14>	IOB	INPUT	LVCMOS18			1		1
rotate amount<15>	IOB	INPUT	LVCMOS18			1		1
x_coordinate<0>	IOB	INPUT	LVCMOS18			1	1	
x coordinate<1>	IOB	INPUT	LVCMOS18			1		
x coordinate<2>	IOB	INPUT	LVCMOS18			1		1
x coordinate<3>	IOB	INPUT	LVCMOS18			1		1
x coordinate<4>	IOB	INPUT	LVCMOS18			1		1
x coordinate<5>	IOB	INPUT	LVCMOS18			1		1
x coordinate<6>	IOB	INPUT	LVCMOS18			1		1
x coordinate<7>	IOB	INPUT	LVCMOS18			1		1
x coordinate<8>	IOB	INPUT	LVCMOS18			1		
x coordinate<9>	IOB	INPUT	LVCMOS18			1		1
x coordinate<10>	IOB	INPUT	LVCMOS18			1		1
x coordinate<11>	IOB	INPUT	LVCMOS18			1		
x coordinate<12>	IOB	INPUT	LVCMOS18			1		1
x coordinate<13>	IOB	INPUT	LVCMOS18			1		1
x coordinate<14>	IOB	INPUT	LVCMOS18			1		
x_coordinate<15>	IOB	INPUT	LVCMOS18				1	1
x_or_phase_out<0>	IOB	OUTPUT	LVCMOS18		12	SLOW	1	1
x_or_phase_out<1>	IOB	OUTPUT	LVCMOS18		12	SLOW	1	1
x or phase out<2>	IOB	OUTPUT	LVCMOS18		12	SLOW		1
x or phase out<3>	IOB	OUTPUT	LVCMOS18	1	12	SLOW		1
x_or_phase_out<4>	IOB	OUTPUT	LVCMOS18		12	SLOW	1	1
x or phase out<5>	IOB	OUTPUT	LVCMOS18		12	SLOW		1
x or phase out<6>	IOB	OUTPUT	LVCMOS18	1	12	SLOW		1
x or phase out<7>	IOB	OUTPUT	LVCMOS18	1	1 12	SLOW	I	1

Map Report Page 7 of 7

x or phase out<8>	IOB	OUTPUT	LVCMOS18	ı	1 12	SLOW	1
x or phase out<9>	IOB	OUTPUT	LVCMOS18	i	1 12	SLOW	i
x or phase out<10>	IOB	OUTPUT	LVCMOS18	i	12	SLOW	i
x or phase out<11>	IOB	OUTPUT	LVCMOS18	i	1 12	SLOW	i
x or phase out<12>	IOB	OUTPUT	LVCMOS18	i	I 12	SLOW	i
x or phase out<13>	IOB	OUTPUT	LVCMOS18	i	1 12	SLOW	i
x or phase out<14>	IOB	OUTPUT	LVCMOS18	i	1 12	SLOW	i
x or phase out<15>	IOB	OUTPUT	LVCMOS18	i	I 12	SLOW	i
y coordinate<0>	IOB	INPUT	LVCMOS18	i	 I	1	i
y coordinate<1>	IOB	INPUT	LVCMOS18	i	I	i i	i
y coordinate<2>	IOB	INPUT	LVCMOS18	i	I	i i	i
y coordinate<3>	IOB	INPUT	LVCMOS18	i	i I	i i	i
y coordinate<4>	I IOB	INPUT	LVCMOS18	i	I	i i	i
y coordinate<5>	IOB	INPUT	LVCMOS18	i	I	i i	i
y coordinate<6>	IOB	INPUT	LVCMOS18	i	I	i i	i
y coordinate<7>	IOB	INPUT	LVCMOS18	i	I	i i	ì
y coordinate<8>	IOB	INPUT	LVCMOS18	i	İ	i i	i
y coordinate<9>	IOB	INPUT	LVCMOS18	i	İ	i i	i
y coordinate<10>	IOB	INPUT	LVCMOS18	i	İ	i i	i
y coordinate<11>	IOB	INPUT	LVCMOS18	1	I		1
y coordinate<12>	IOB	INPUT	LVCMOS18	1			
y coordinate<13>	IOB	INPUT	LVCMOS18	1	I	I I	1
y coordinate<14>	IOB	INPUT	LVCMOS18	1	l	1	
y coordinate<15>	IOB	INPUT	LVCMOS18	1	l	1	
y or size out<0>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<1>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<2>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<3>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<4>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<5>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<6>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<7>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<8>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<9>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<10>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	
y_or_size_out<11>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<12>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<13>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<14>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
y_or_size_out<15>	IOB	OUTPUT	LVCMOS18	1	12	SLOW	1
+							

Section 7 - RPMs

Section 8 - Guide Report

Guide not run on this design. Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

Area Group Information

No area groups were found in this design.

Section 10 - Timing Report

A logic-level (pre-route) timing report can be generated by using Xilinx static timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the mapped NCD and PCF files. Please note that this timing report will be generated

using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference Manual; for more information about TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information. Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.