

Synthesis Report

Wed Jul 29 20:27:39 2020

Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs

--> Parameter xsthdppdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs

--> Reading design: cordic.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

```
*****
*                               Synthesis Options Summary                               *
*****
---- Source Parameters
Input File Name                : "cordic.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name                : "cordic"
Output Format                    : NGC
Target Device                    : xc7a100t-3-csg324
---- Source Options
Top Module Name                  : cordic
Automatic FSM Extraction          : YES
FSM Encoding Algorithm           : Auto
Safe Implementation              : No
FSM Style                        : LUT
RAM Extraction                   : Yes
RAM Style                        : Auto
ROM Extraction                   : Yes
Shift Register Extraction        : YES
ROM Style                        : Auto
Resource Sharing                 : YES
Asynchronous To Synchronous     : NO
Shift Register Minimum Size     : 2
Use DSP Block                    : Auto
Automatic Register Balancing     : No
---- Target Options
LUT Combining                    : Auto
Reduce Control Sets              : Auto
Add IO Buffers                   : YES
Global Maximum Fanout            : 100000
Add Generic Clock Buffer (BUFG)  : 32
Register Duplication             : YES
Optimize Instantiated Primitives : NO
Use Clock Enable                 : Auto
Use Synchronous Set              : Auto
Use Synchronous Reset            : Auto
Pack IO Registers into IOBs      : Auto
Equivalent register Removal      : YES
---- General Options
Optimization Goal                 : Speed
Optimization Effort                : 1
Power Reduction                   : NO
Keep Hierarchy                    : No
Netlist Hierarchy                 : As_Optimized
RTL Output                        : Yes
Global Optimization               : AllClockNets
Read Cores                        : YES
Write Timing Constraints           : NO
Cross Clock Analysis              : NO
Hierarchy Separator               : /
Bus Delimiter                     : <>
Case Specifier                    : Maintain
Slice Utilization Ratio           : 100
BRAM Utilization Ratio           : 100
DSP48 Utilization Ratio          : 100
Auto BRAM Packing                : NO
Slice Utilization Ratio Delta     : 5
*****
```

```
*****
*                               HDL Parsing                               *
*****
```

Analyzing Verilog file "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_stage.v" into library work
Parsing module .
Analyzing Verilog file "C:\Users\Tarlan\Desktop\DSD\CORDIC\verilog\cordic_top.v" into library work

7/29/2020

7/29/2020

file:///C:/Xilinx/verilog2/cordic_syr.html 7/29/2020

```
Optimizing unit ...
Optimizing unit ...
INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed :
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cordic, actual ratio is 6.
Final Macro Processing ...
```

Macro Statistics

=====

=====

=====

Primitive and Black Box Usage:

```
Device utilization summary:
```

```
Selected Device : 7a100tcsg324-3
```

Slice Logic Distribution:

```

Number with an unused LUT:      30 out of 3943    0%
Number of fully used LUT-FF pairs: 442 out of 3943  11%
Number of unique control sets:   2
IO Utilization:
Number of IOs:                  83
Number of bonded IOBs:          83 out of 210    39%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:      1 out of 32      3%
-----

```

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal	Clock buffer (FF name)	Load
clock	BUFGP	472

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: 29.558ns (Maximum Frequency: 33.831MHz)
Minimum input arrival time before clock: 2.875ns
Maximum output required time after clock: 0.640ns
Maximum combinational path delay: No path found

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'clock'

Clock period: 29.558ns (frequency: 33.831MHz)
Total number of paths / destination ports: 2384006048519483000000000000 / 423

Delay: 29.558ns (Levels of Logic = 96)

Source: stages[7].s0/y_out_6 (FF)

Destination: y_or_size_out_0 (FF)

Source Clock: clock rising

Destination Clock: clock rising

Data Path: stages[7].s0/y_out_6 to y_or_size_out_0

Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
FDC:C->Q	6	0.361	0.534	stages[7].s0/y_out_6 (stages[7].s0/y_out_6)
LUT4:I1->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_lut<0> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_lut<0>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<0> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<0>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<1> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<1>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<2> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<2>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<3> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<3>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<5>)
MUXCY:CI->O	97	0.253	0.496	holdery[24]_PWR_1_o_div_6/Mcompar_o<14>_cy<6> (n0086<14>)
LUT2:I0->O	2	0.097	0.688	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1080_o1211 (holdery[24]_PWR_1_o_div_6/a[29]_a[32]
LUT5:I0->O	0	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<13>_lutdi5 (holdery[24]_PWR_1_o_div_6/Mcompar_o<13>_lutdi5)
MUXCY:DI->O	1	0.337	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<13>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<13>_cy<5>)
MUXCY:CI->O	73	0.253	0.408	holdery[24]_PWR_1_o_div_6/Mcompar_o<13>_cy<6> (n0086<13>)
LUT5:I4->O	5	0.097	0.702	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1113_o1131 (holdery[24]_PWR_1_o_div_6/a[21]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_cy<5>)
MUXCY:CI->O	79	0.253	0.409	holdery[24]_PWR_1_o_div_6/Mcompar_o<12>_cy<6> (n0086<12>)
LUT3:I2->O	3	0.097	0.693	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1146_o1121 (holdery[24]_PWR_1_o_div_6/a[20]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_cy<5>)
MUXCY:CI->O	72	0.253	0.408	holdery[24]_PWR_1_o_div_6/Mcompar_o<11>_cy<6> (n0086<11>)
LUT3:I2->O	4	0.097	0.697	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1179_o1101 (holdery[24]_PWR_1_o_div_6/a[19]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<5>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<6>)
MUXCY:CI->O	86	0.253	0.410	holdery[24]_PWR_1_o_div_6/Mcompar_o<10>_cy<7> (n0086<10>)
LUT3:I2->O	3	0.097	0.693	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1212_o191 (holdery[24]_PWR_1_o_div_6/a[18]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<5>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<6>)
MUXCY:CI->O	77	0.253	0.409	holdery[24]_PWR_1_o_div_6/Mcompar_o<9>_cy<7> (n0086<9>)
LUT3:I2->O	4	0.097	0.697	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1245_o181 (holdery[24]_PWR_1_o_div_6/a[17]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<5>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<6>)
MUXCY:CI->O	94	0.253	0.412	holdery[24]_PWR_1_o_div_6/Mcompar_o<8>_cy<7> (n0086<8>)
LUT3:I2->O	3	0.097	0.693	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1278_o171 (holdery[24]_PWR_1_o_div_6/a[16]_a[32]
LUT5:I0->O	1	0.097	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_lut<4>)
MUXCY:S->O	1	0.353	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<4>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<5>)
MUXCY:CI->O	1	0.023	0.000	holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<6>)
MUXCY:CI->O	85	0.253	0.410	holdery[24]_PWR_1_o_div_6/Mcompar_o<7>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_lutdi)
LUT3:I2->O	4	0.097	0.697	holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1311_o161 (holdery[24]_PWR_1_o_div_6/a[15]_a[32]

```

LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<6>)
MUXCY:CI->O    106 0.253  0.413 holdery[24]_PWR_1_o_div_6/Mcompar_o<6>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_lutdi)
LUT3:I2->O     3  0.097  0.693 holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1344_o151 (holdery[24]_PWR_1_o_div_6/a[14]_a[32]
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<7>)
MUXCY:CI->O    92 0.253  0.411 holdery[24]_PWR_1_o_div_6/Mcompar_o<5>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_lutdi)
LUT3:I2->O     4  0.097  0.697 holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1377_o141 (holdery[24]_PWR_1_o_div_6/a[13]_a[32]
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<7>)
MUXCY:CI->O    113 0.253  0.414 holdery[24]_PWR_1_o_div_6/Mcompar_o<4>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_lutdi)
LUT3:I2->O     4  0.097  0.697 holdery[24]_PWR_1_o_div_6/Mmux_a[0]_a[32]_MUX_1410_o133 (holdery[24]_PWR_1_o_div_6/a[12]_a[32]
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<7>)
MUXCY:CI->O    117 0.253  0.415 holdery[24]_PWR_1_o_div_6/Mcompar_o<3>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_lutdi)
LUT3:I2->O     3  0.097  0.693 holdery[24]_PWR_1_o_div_6/Mmux_n273334 (holdery[24]_PWR_1_o_div_6/n2733<11>)
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<7>)
MUXCY:CI->O    94 0.253  0.412 holdery[24]_PWR_1_o_div_6/Mcompar_o<2>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_lutdi)
LUT3:I2->O     2  0.097  0.688 holdery[24]_PWR_1_o_div_6/Mmux_n273723 (holdery[24]_PWR_1_o_div_6/n2737<10>)
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<7>)
MUXCY:CI->O    33 0.253  0.402 holdery[24]_PWR_1_o_div_6/Mcompar_o<1>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_lutdi)
LUT5:I4->O      2  0.097  0.688 holdery[24]_PWR_1_o_div_6/Mmux_n260433l (holdery[24]_PWR_1_o_div_6/n2604<9>)
LUT5:I0->O      1  0.097  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_lut<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_lut<4>)
MUXCY:S->O      1  0.353  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<4> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<4>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<5> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<5>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<6> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<6>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<7> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<7>)
MUXCY:CI->O     1  0.023  0.000 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<8> (holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<8>)
MUXCY:CI->O     1  0.253  0.295 holdery[24]_PWR_1_o_div_6/Mcompar_o<0>_cy<9> (n0086<0>)
LUT3:I2->O      1  0.097  0.000 mux1611 (outx[15]_outy[15]_mux_9_OUT<0>)
FDC:D           0.008 y_or_size_out_0

```

```

Total                29.558ns (13.181ns logic, 16.377ns route)
                      (44.6% logic, 55.4% route)

```

Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'

Total number of paths / destination ports: 1583 / 521

Offset: 2.875ns (Levels of Logic = 5)

Source: rotate_amount<14> (PAD)

Destination: z_in_4 (FF)

Destination Clock: clock rising

Data Path: rotate_amount<14> to z_in_4

Cell:in->out	fanout	Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O	4	0.001	0.707	rotate_amount_14_IBUF (rotate_amount_14_IBUF)
LUT6:I0->O	1	0.097	0.683	rotate_amount[14]_GND_1_o_LessThan_12_o21 (rotate_amount[14]_GND_1_o_LessThan_12_o21)
LUT5:I0->O	47	0.097	0.792	rotate_amount[14]_GND_1_o_LessThan_12_o23 (rotate_amount[14]_GND_1_o_LessThan_12_o23)
LUT5:I0->O	1	0.097	0.295	Mmux_PWR_1_o_rotate_amount[15]_mux_25_OUT111 (Mmux_PWR_1_o_rotate_amount[15]_mux_25_OUT111)
LUT3:I2->O	1	0.097	0.000	Mmux_PWR_1_o_rotate_amount[15]_mux_25_OUT112 (PWR_1_o_rotate_amount[15]_mux_25_OUT<4>)
FDC:D		0.008		z_in_4

```

Total                2.875ns (0.397ns logic, 2.478ns route)
                      (13.8% logic, 86.2% route)

```

Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'

Total number of paths / destination ports: 32 / 32

Offset: 0.640ns (Levels of Logic = 1)

Source: x_or_phase_out_15 (FF)

Destination: x_or_phase_out<15> (PAD)

Source Clock: clock rising

Data Path: x_or_phase_out_15 to x_or_phase_out<15>

Cell:in->out	fanout	Delay	Net Delay	Logical Name (Net Name)
FDC:C->Q	1	0.361	0.279	x_or_phase_out_15 (x_or_phase_out_15)
OBUF:I->O		0.000		x_or_phase_out_15_OBUF (x_or_phase_out<15>)

```

Total                0.640ns (0.361ns logic, 0.279ns route)
                      (56.4% logic, 43.6% route)

```

Cross Clock Domains Report:

Clock to Setup on destination clock

	Src:Rise	Src:Fall	Src:Rise	Src:Fall	Dest:Rise	Dest:Fall
clock	29.558					

```
-----+-----+-----+-----+-----+
=====
Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.20 secs

-->
Total memory usage is 4647916 kilobytes
Number of errors   :    0 (    0 filtered)
Number of warnings :   93 (    0 filtered)
Number of infos    :    4 (    0 filtered)
```