1 point

1 point

Week 7 : Programming

Feedback Form of Week 7

Assignments Solution

Download Videos

Text Transcripts

Live Interactive session

Books

Week 7: Assignment 7

The due date for submitting this assignment has passed.

Due on 2021-09-15, 23:59 IST.

Assignment submitted on 2021-09-15, 22:34 IST

- 1) Which of the following statement(s) is/are true about memory modeling in Verilog?
 - a. Memory can be defined as an array of type reg at behavioral level.
 - b. Memory can be modeled as a two dimensional array of type wire.
 - c. Both RAM and ROM can be modeled using vector of type reg.
 - d. Both RAM and ROM can be modeled using vector of type net.
 - e. All of these

HINT: (If options a, b, c and d are all correct, select option e as the answer.)

```
a.
□ b.
☑ c.
```

Yes, the answer is correct. Score: 1

Accepted Answers:

2) Consider the following declaration of a 2D reg type vector in Verilog:

reg [0:A] mem [0:B];

Which of the following statement(s) is/are true with respect to memory modeling?

- a. It models a memory of size B x A bits.
- b. It models a memory of size (B+1) x (A+1) bits.
- c. It models a memory containing B words with word size A bits.
- d. It models a memory containing (B + 1) words with word size (A + 1) bits.

```
☑ b.
 □ c.
☑ d.
Yes, the an
Score: 1
              wer is correct.
Accepted Answ
```

3) Consider the following memory write operation:

memory[address] = data;

If memory capacity is 256 x 16, then size of address and data variable will be

- a. address = 16 bit and data = 265 bit
- b. address = 256 bit and data = 16 bit
- c. address = 8 bit and data = 16 bit
- d. None of these.

HINT: (If options a, b and c are all incorrect, select option d as the answer.)

```
Oh.
 ⊚ c.
 Od.
Accepted Answers:
```

4) Which of the following statement(s) is/are true about the following Verilog module?

module fun1 (rd_out, wr_in, adr, rw, clk); input clk, rw; input [2:0] adr; input [15:0] wr in; output [15:0] rd out; reg [15:0] regfile[0:7]; assign rd_out = rw ? 16'bz : regfile[adr1]; always @ (posedge clk) if (rw) regfile[adr] <= wr in:

- a. The module realizes a RAM with synchronous read/write operation.
- b. The module realizes a RAM with asynchronous read and synchronous write.
- c. The module realizes a RAM that allows simultaneous read/write operations.
- d. None of these.

HINT: (If options a, b and c are all incorrect, select option d as the answer.)

- ⊚ b. О c. Od.
- Yes, the answer is correct.

Accented Answers:

(Type: Numeric) 8.5						1 point
Rate this lesson:	Not at all useful	Not very useful	Somewhat useful	Very useful	Extremely useful	