Live Interactive session

Assignment 0	
The due date for submitting this assignment has passed.  Due on 2021-07-26, 2	3:59 IST.
As per our records you have not submitted this assignment.	
What will be the 12-bit binary sign-magnitude representation of decimal number -396?     a. 000110001100.     b. 001110001100     c. 100110001100     d. 111110001100	1 point
a. b. c. d. No, the answer is incorrect. Score: 0 Accepted Answers: c.	
2) The smallest binary signed 2's complement 11-bit number is (in decimal).	
HINT: (Specify the number in decimal, e.g. 26, -37, 98 etc.)	
No, the answer is incorrect. Score: 0 Accepted Answers: (Type: Numeric) -1024	1 point
<sup>3)</sup> The decimal equivalent of the 2's complement number 1001 is	1 point
HINT: (Specify the number in decimal, e.g. 26, -37, 98 etc.)	
No, the answer is incorrect. Score: 0 Accepted Answers: (Type: Numeric) -7	
4) Which of the following statement(s) is/are false regarding 2's complement signed binary addition?	1 point
<ul> <li>a. Adding two n-bit positive numbers causes an overflow if the result is greater than 2<sup>n-1</sup> - 1.</li> <li>b. Adding two n-bit negative numbers causes an overflow if the result is less than</li> </ul>	
<ul> <li>-2<sup>n-1</sup>.</li> <li>c. A carry out of most significant n - 1<sup>th</sup> bit position during addition of two n-bit numbers indicate overflow.</li> </ul>	
d. None of these.	
HINT: (If options a, b and c are all true, select option d as the answer.)	
a. b. c. d. No, the answer is incorrect. Score: 0 Accepted Answers: c.	
5) A lamp (C), two switches (A and B) and a load resistance (R) are connected to a power supply in the following way:	1 point
A C	
Considering the lamp-ON/ lamp-OFF as logic $1/0$ output and switch-open/switch-close as logic $0/1$ input, what logic gate functionality does the network realize?	
a. A 2-input AND gate.	
b. A 2-input NAND gate. c. A 2-input OR gate.	
d. A 2-input ON gate.	
O a.	
○ b. ○ c.	
○ d.	
No, the answer is incorrect. Score: 0 Accepted Answers:	

6) How many 2-input NOR gate of following type are required to realize a 5-input NOR gate?  a. 5 b. 6 c. 7 d. 8	1 point
d. No, the answer is incorrect.	
Score: 0 Accepted Answers: d.	
What Boolean function is realized by the following NMOS network (Here X' is used to denote complement of X)?	1 point
a. $Y = (A'B + CD')E'$ . b. $Y = (A' + B)(C + D') + E'$	
c. $Y = (AB' + C'D)E$ d. None of these.	
HINT: (If options a, b and c are all incorrect, select option d as the answer.)	
b. c. d. No, the answer is incorrect. Score: 0 Accepted Answers: G.	
Which of the following set of modules is/are universal?  a. 2-input gate set {AND, OR}  b. 2-input AND gate and NOT gate  c. 2-to-1 Multiplexer  d. 2-input gate set {XOR, AND}	1 point
a. b. c. d. No, the answer is incorrect. Score: 0 Accepted Answers: b. c. d.	
9) How many 2-to-1 multiplexer will be required to realize the following logic function?    a   b   c   y	1 point
b. 3 c. 4 d. 5	
© c.	
Which one is the minimal equivalent expression for the following function: $f = w'x + wxz + wx'yz' + xy$	1 point

	a. $f = w'x + xz + wyz' + xy$ b. $f = w'x + xy + wx'yz'$	
	c. $f = w'x + xz + wyz'$ d. None of these	
HINT: (1	If options a, b and c are all incorrect, select option d as the answer.)	
○ a.		
○ b. ○ c.		
O d.  No, the answer is	incorrect	
Score: 0 Accepted Answers		
C.		
11) Which of slave flip-	the following statement(s) is/are true regarding 1's catching problem in SR master-	1
olaro imp	a. 1's catching occurs when slave latch is in 0 state and master latch have a static-0	
	hazard at S-input during the active clock state.	
	<ul> <li>b. 1's catching occurs when slave latch is in 0 state and master latch have a static-0 hazard at R-input during the active high clock state.</li> </ul>	
	<ul> <li>1's catching occurs when slave latch is in 1 state and master latch have a static-0 hazard at S-input during the active high clock state.</li> </ul>	
	d. 1's catching occurs when slave latch is in 1 state and master latch have a static-0	
	hazard at R-input during the active high clock state.	
○ a. ○ b.		
○ c. ○ d.		
No, the answer is	incorrect.	
Score: 0 Accepted Answers	s:	
	p-flop does not suffer from 0's and 1's catching problem?	1
vvilicii iii	a. JK	
	b. D	
	c. T	
	d. All of these	
O d.  No, the answer is Score: 0  Accepted Answers		
b.		
requirem	ysical design is not preferable for hardware realization when higher system speed is a	1
	ent?	1
7	a. Gate Array	1
- 125	a. Gate Array b. FPGA	1
	a. Gate Array	1
○ a.	a. Gate Array b. FPGA c. Standard Cell	1
	a. Gate Array b. FPGA c. Standard Cell	1
○ a. ○ b. ○ c. ○ d.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom	1,
○ a. ○ b. ○ c.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom	1
a. b. c. d. No, the answer is Score: 0	a. Gate Array b. FPGA c. Standard Cell d. Full Custom	1
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom	1,
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom	
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. ss: hysical implementation does not require fabrication stage and thus reduces ment time and cost?	
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces nent time and cost? a. Gate Array b. FPGA c. Standard Cell	
a. b. c. d.  No, the answer is Score: 0  Accepted Answer b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  hysical implementation does not require fabrication stage and thus reduces nent time and cost? a. Gate Array b. FPGA	
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.  14) Which ph developn  a. b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces nent time and cost? a. Gate Array b. FPGA c. Standard Cell	
a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.  14) Which ph developn	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces nent time and cost? a. Gate Array b. FPGA c. Standard Cell	
a. b. c. d. No, the answer is Score: 0 Accepted Answer b.  14) Which ph developn  a. b. c. d. No, the answer is Score: 0	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces ment time and cost? a. Gate Array b. FPGA c. Standard Cell d. Full Custom	
a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.  14) Which ph developn  a. b. c. d.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces ment time and cost? a. Gate Array b. FPGA c. Standard Cell d. Full Custom	
a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.  14) Which ph developm  a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  rysical implementation does not require fabrication stage and thus reduces ment time and cost? a. Gate Array b. FPGA c. Standard Cell d. Full Custom	
a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.  14) Which ph developm  a. b. c. d. No, the answer is Score: 0 Accepted Answer. b.	a. Gate Array b. FPGA c. Standard Cell d. Full Custom  incorrect. s:  dysical implementation does not require fabrication stage and thus reduces ment time and cost? a. Gate Array b. FPGA c. Standard Cell d. Full Custom	1

	the next lower le d. Simulation is the	thesis is the process of translating a designed circuit model at some level to next lower level of abstraction. ulation is the process of translating a designed circuit model at some level to next lower level of abstraction.					
a. b. c. d. No, the answer is inc Score: 0 Accepted Answers: a. c.	correct.						
Rate this lessor	n: Not at all useful	Not very useful	Somewhat useful	Very useful	Extremely useful		