1 point

1 point



Course outline course work? Week 0 Week 1 Week 2 Lecture 6: VERILOG
 LANGUAGE FEATURES (PART Lecture 7: VERILOG LANGUAGE FEATURES (PART Lecture 8: VERILOG LANGUAGE FEATURES (PART Lecture 9: VERILOG Lecture 10: VERILOG MODELING EXAMPLES Lecture 11: VERILOG MODELING EXAMPLES (Contd) • Week 2 Lecture Material Quiz: Week 2 : Assignment Week 2 : Programming Assignment 1 Week 2 : Programming Assignment 2 • Feedback Form of Week 2 Week 6 Week 7 Week 8 **Assignments Solution**

Download Videos **Text Transcripts**

Live Interactive session

Books

Week 2: Assignment 2

The due date for submitting this assignment has passed.

Due on 2021-08-18, 23:59 IST.

Assignment submitted on 2021-08-02, 21:58 IST

 $^{1)}$ Which of the following statement(s) is/are true about the following Verilog module? module fun (f, x, y); input x, y; output f; assign f = x | y; endmodule a. Represents a behavioral description of a logical OR operation.

- b. Represents a structural description of a logical OR operation.
- c. Represents a hierarchical description of a logical OR operation.
- d. Synthesis of the module always realizes f using a single OR gate.

Accepted Answers:

☑ b.

□ c. ☑ d.

- Which of the following statement(s) is/are true regarding synthesis of Verilog modules?
 - a. A reg type variable is always used to define sequential circuits.
 - b. Net type variables are specifically used to define combinational circuits.
 - c. Synthesis of reg type variables may lead to storage cells.
 - d. All of these.
- HINT: (If options a, b and c are all true, select option d as the answer.)

□ a. □ b. □ c. ☑ d.

No, the answer is incorrect. Score: 0

Accepted Answers:

3) Given the following Verilog code:

module fun (f, a, b, c, d); input a, b, c, d; output f: wire t1, t2; and g1 (t1, a, c); xor g2 (t2, b, d); or g3 (f, t1, t2); endmodule

Initializing all input variables a, b, c and d with logic values 0, 1, x and z, the logic state of output variable f will be __ after simulation.

Yes, the answer is correct.

Accepted Answe (Type: String) x

Which of the following statements is/are false?

- a. The "assign" statement always generates a combinational circuit.
- b. The "always" block can generate combinational or sequential circuit.
 c. The "always" block always generates a sequential circuit.
 d. The "assign" statement can generate combinational or sequential circuit.

□ b. V c d. No, the answer is incorrect.

Accepted Answers:

a.

5) Which of the following statement(s) is/are true about primitive gates?

1 point

1 point

- a. Specified delay during instantiation of primitive gates can be used for simulation and it is also converted to hardware logic.
- b. All the primitive gates can be instantiated with any number of input and output ports except for NOT and BUF.
- c. An output port of a primitive gate must be connected to a net and output signal can be declared as wire or register.

```
d. Both register and wire type variables can be used to connect to the Input ports
                     of a primitive gate during instantiating.
HINT: (N/A.)
   a.
   ☑ b.
   ☑ c.
  ☑ d.
 No, the answer is incorrect. Score: 0
  Accepted Answers:
 6) Given the following code segment:
              `timescale 10ns/100ps
             module fun (f, a, b);
                     input a, b;
output f;
                     and #2.429 g1 (f, a, b);
             endmodule
     The AND gate delay of #2.429 will be interpreted as ____
  Yes, the answer is correct. Score: 1
 Accepted Answers:
(Type: Numeric) 24300
 7) Consider the following Verilog module:
             module fun (f, a, b, c);
                     input a, b, c;
                     output f;
                     wand f;
                     assign f = a ^ b;
                     assign f = b | c;
             endmodule
      Initializing a, b and c with logic values 0, 0 and 1 respectively, the logic value at output port f will
 0
  Yes, the answer is correct. Score: 1
 Accepted Answers
(Type: Numeric) 0
    During instantiating a module inside another module, _____ association allo instantiated module parameters in arbitrary order to minimize connectivity error.
                                                                          _association allows listing of
 port
Hint
 No, the answer is incorrect. Score: 0
 Accepted Answers:
(Type: String) Explicit
                                                                                                                               1 point
 9) Given the following Verilog code:
                                                                                                                               1 point
             module fun (f, a, b, c, d);
                     input a, b, c, d;
                     output f;
                     reg f, e;
                     always @ ( a or b or c or d)
                     begin
                             if (!a && !b)
                             e = c;

f = e \mid \sim f;
                     end
             endmodule
     What a synthesis tool will generate for variable e and f?
                 a. Variable e and f both will be realized as storage cells.
                 b. Variable e will be synthesized as wire and f will be realized as storage cell.
                 c. Variable e will be synthesized as storage cell and f will be realized as wire.
                 d. Variable e and f both will be realized as wire.
HINT: (N/A.)
   Oa.
   ( h
   ○ c.
  Od.
 No, the answer is incorrect. Score: 0
 Accepted Answers:
 Given the following Verilog code:
```