1 point



## Course outline How does an NPTEL online course work? Week 0 Week 1 • Lecture 1: Introduction Lecture 2 : Design Representation Lecture 3 : Getting Started with Verilog • Lecture 4: VLSI Design Styles • Lecture 5 : VLSI Design Styles Week 1 Lecture Material Icarus Installation Guide Quiz: Week 1 : Assignment • Feedback Form of Week 1 Week 3 Week 4 Week 5 Week 6 Week 7 Week 8 Assignments Solution **Download Videos** Text Transcripts Live Interactive session

## Week 1 : Assignment 1

The due date for submitting this assignment has passed.

## Due on 2021-08-18, 23:59 IST.

- 1) Which of the following statements is (are) true with respect to Moore's law?
  - a. Area of a chip will grow exponentially with time.
  - b. Number of transistors in a chip will grow exponentially with time.
  - c. Energy dissipation in a chip will grow exponentially with time.
- ⊚ b. O c.
- 0 d.

Yes, the answer is correct. Score: 1

Accepted Answers:

2) For realizing the following function using 4-input LUTs, how many LUTs will be required?

1 point

1 point

- F = A.B'.C + B'.D + E'.F' + F.G,H' + I'.J'
  - a. 2
  - b. 3
  - c. 4 d. 5
- b.
- c.
- Yes, the answer is correct. Score: 1

Accepted Answers:

- Which of the following represents behavioral specification of a function?
  - a. A netlist consisting of AND, OR and NOT gates.
  - b. The Verilog specification: assign F = (A & B) | (C & D);
  - c. The truth table description of the function.
  - d. A realization using a network of 2-to-1 multiplexers.
- □ a. ☑ b. ☑ c. ☑ d.

## No, the answer is incorrect.

Accepted Answers:

- 4) Which of the following represents structural representation of a function?
  - a. A netlist of basic gates (AND, OR, NOT).
  - b. A netlist of multiplexers.
  - c. F = A'.B + B.C.D'
  - d. A Verilog specification using "assign" statement.

 a. □ b. □ c. l d

Partially Correct. Score: 0.5

Accepted Answers:

- 5) Which of the following ordering is correct with respect to circuit speed (slowest to fastest)?
  - a. Gate Array, FPGA, Standard Cell, Full Custom
  - b. FPGA, Standard Cell, Gate Array, Full Custom
  - c. Standard Cell, FPGA, Gate Array, Full CUstom d. FPGA, Gate Array, Standard Cell, Full Custom
- 0 b. ○ c.
- ⊚ d.

Accepted Answers:

- Which of the following provides fastest design turnaround time?
  - a. Gate Array

1 point

1 point

1 point

```
b. FPGA
               c. Standard Cell
               d. Full Custom
  ⊚ b.
 0 c.
Yes, the answer is correct. Score: 1
 Accepted Answers:
Which of the following statement(s) is/are true for FPGA design style?
                                                                                                                         1 point
               a. A LUT containing a 16x1 RAM and can be used to realize a 4-variable function.
               b. A LUT containing a 16x1 RAM and can be used to realize a 5-variable function.
               c. A 5-variable AND function, f = ABCDE can be realized using only 2 LUTs.
 ☑ a.
 □ b.
 ☑ c.
 □ d.
Accepted Answers:
8) Which of the following statements is/are true?
                                                                                                                         1 point
               a. FPGA design style requires separate floorplanning and placement stages.
               b. Standard Cell design style requires separate floorplanning and placement stages.
               c. Full Custom design style requires separate floorplanning and placement stages.
               d. For Standard Cell design style, floorplanning and placement can be done
                   together.
 □ a.
 ☑ b.
 ☑ c.
 □ d.
Accepted Answers:
                                                                                                                         1 point
9) Why do we use test benches in Verilog?
               a. To verify the functionality of a Verilog module by applying test inputs.
               b. To check for syntax errors in a Verilog module.
               c. To verify whether a given Verilog module is synthesizable.
               d. All of these.
  ⊚ a.
  ○ b.
  O c.
 O d
Yes, the answer is correct.
Score: 1
Accepted Answers:
What function do the following Verilog module implement?
           module mycircuit (f, a, b, c);
              input a,b,c; output f,
              wire w1, w2;
              nand Gate1 (w1,a,b);
or Gate2 (w2,b,c);
nor Gate3 (f,w1,w2);
           endmodule
           a. f = a'.c
           b. f = a.b.c'
           c. f = (a + c)'
           d. f = b.c'
            e. None of these
  0 b.
  ○ c.
 © е.
Yes, the answer is correct. Score: 1
Accepted Answers:
Rate this lesson:
```

useful

useful

useful

useful