1.25 points



Assignments Solution

Live Interactive session

Download Videos **Text Transcripts**

Books

Week 6: Assignment 6

The due date for submitting this assignment has passed.

Due on 2021-09-08, 23:59 IST.

Assignment submitted on 2021-09-08, 13:03 IST

- $^{1)}$ Which of the following statement(s) is/are true for designing complex digital systems?
 - a. The system is partitioned into subparts, namely data path, control path and finite-state machine.
 - b. The system is partitioned into subparts, namely data path, control path and storage registers.
 - c. Complex system is partitioned into subparts, namely data path and control path.
 - d. All of these.

HINT: (If options a, b and c are all correct, select option d as the answer.)

```
Oa.
0 b.
```

⊚ c. Od.

Yes, the answer is correct. Score: 1.25

Accepted Answers:

1.25 points

- a. Counters/registers.
 - b. Clock and clear/reset signals.
 - c. Multiplexers/adders/other functional blocks.

2) Which of the following types of functional units may be present in a data path?

d. All of these.

HINT: (If options a, b and c are all correct, select option d as the answer.)

```
□ b.
☑ c.
```

□ d. Partially Correct. Score: 0.625

Accepted Answers

Which of the following set of components are part of the data path and control path for the hardware module multiplication by repeated addition discussed in lecture 25.

1.25 points

- a. Data Path = {A, P, B, ADDER, COMP, LdA, LdP, clrP, LdB, decB, eqz, bus, data_in}
 - b. Data Path = {A, P, B, ADDER, COMP, eqz, bus}
 - c. Control Path = {LdA, LdP, clrP, LdB, decB, start, done, data in, clk}
 - d. Control Path = { LdA, LdP, clrP, LdB, decB, done}

⊠ a. □ b. ☑ c. □ d.

No, the answer is incorrect.

Accepted Answers:

The control signal generation for the multiplication by repeated addition module discussed in lecture 25 is partially shown below.

1.25 points

1.25 points

```
always @(state) begin
              case (state)
                       se (state)
50: begin #1 LdA = 0; LdB = 0; LdF = 0; clrF = 0; decB = 0; end
51: begin #1 LdA = 1; end
52: begin #1 LdA = 0; LdB = 1; clrF = 1; end
53: begin #1 LdB = 0; LdB = 1; clrF = 0; decB = 1; end
54: begin #1 LdB = 0; LdF = 0; LdF = 0; decB = 0; end
default: begin #1 LdA = 0; LdB = 0; LdF = 0; clrF = 0; decB = 0; end
             endcase
```

Which of the following statement(s) is/are true about the generation?

- a. All the signal functions will be realized as combinational functions.
- b. Each signal function will be realized by a 1-bit latch or flip-flop.
- c. Some of the signal function will be realized by latch or flip-flop and others as combinational functions.
- d. None of these.

HINT: (If options a, b and c are all false, select option d as the answer.)

```
⊚ b.
  0 c.
 \bigcirc d.
Accepted Answers:
```

5) Which of the following design style is/are considered as recommended approach for modeling

	data and control path?	
	a. Both state change and computation are carried out in a clock triggered	
	procedural block.	
	b. Only state change is carried out in a clock triggered procedural block.	
	c. Only computation is carried out in a clock triggered procedural block.	
	d. None of these.	
	HINT: (If options a, b and c are all incorrect, select option d as the answer.)	
	○ a.	
	⊚ b.	
	Ос.	
	O d.	
Ye: Sc	Yes, the answer is correct. Score: 1.25	
Ac b.	Accepted Answers:	
D.	u.	
6)	Assume the clock pulse is generated in the following way:	
	reg clk = 0;	
	always #10 clk = ~clk;	
	Simulating the multiplication by repeated addition discussed in lecture 25 with inputs	
	#3 start = 1'b1; #23 data in = 5;	
	#20 data_in = 3;	
	the outcome 15 will be observed after (in decimal) clock periods with done signal	
	indicating the end of computation.	
70	70	
Him	int	
No	No, the answer is incorrect.	
	Score: 0 Accepted Answers:	
	(Type: Range) 6,7	
		1.25 points
7)	Which of the following signal(s) is/are not parts of the data path in GCD computation discussed	1.25 points
	in lecture 26?	
	a. The signal LdA for loading data in register A.	
	b. The signal LT indicating value stored in register A is less than that of register B.	
	c. The signal done indicating the end of GCD computation.	
	d. None of these.	
	HINT: (If options a, b and c are all incorrect, select option d as the answer.)	
	a. b.	
	□ b.	
	□ d.	
	Partially Correct.	
	Score: 0.625 Accepted Answers:	
a.	a.	
C.	c.	
8)	Which of the following statements is/are true about the two approaches for modeling GCD	1.25 points
	computation discussed in lecture 26?	
	a. Both the approaches required identical hardware components when	
	synthesized.	
	b. Alternate approach requires more storage than previous one.	
	c. Alternate approach requires less storage than previous one.	
	d. None of these.	
	HINT: (If options a, b and c are all incorrect, select option d as the answer.)	
	○ a.	
(⊚ b.	
	○ c.	
	○ d.	
Ye:	Yes, the answer is correct. Score: 1.25	
Ac	Accepted Answers:	
b.	U.	
Ra	Rate this lesson:	
	Not at all Not very Somewhat Very useful Extremely	