

Course outline Week 5 : Assignment 5 The due date for submitting this assignment has passed. course work? Due on 2021-09-01, 23:59 IST. Week 0 Assignment submitted on 2021-09-01, 19:15 IST Week 1 1) Which of the following statement(s) is/are true about Verilog test benches? 1 point Week 2 a. Test benches may contain more than one initial block to generate input stimuli for simulating a designed module. Week 3 b. Test benches may contain both initial and always block to generate input stimuli for simulating the designed module. Week 4 c. Input and output ports of the DUT require explicit connection to the test bench. Week 5 d. All of the above. Lecture 21 : VERILOG TEST HINT: (If options a, b and c are all true, select option d as the answer.) BENCH VERILOG TEST BENCHES 0 b. Lecture 23 : MODELING O c. FINITE STATE MACHINES ⊚ d. Yes, the answer is correct. Score: 1 FINITE STATE MACHINES (Contd.) Accepted Answers: Week 5 Lecture Material Quiz: Week 5 : Assignment 2) Consider the following Verilog code: and #10 or #20 nor #15 nand #7 • Week 5 : Programming Assignment 1 • Week 5 : Programming If all the inputs A, B, C, D, E and F are fed with some logic value at the same time, after a delay time unit the correct logic value at the output port Y of nand gate will be observed. Week 6 27 Week 7 Week 8 Yes, the answer is correct. Score: 1 **Assignments Solution** Accepted Answ Download Videos (Type: Numeric) 27 Text Transcripts 1 point If inputs for the gates defined in $\mathbf{Q.2}$ is assigned as A = 1, B = 1, C = 0, D = 1, E = 0 and F = 0, the Live Interactive session final output at port Y will be Yes, the answer is correct. Score: 1 Accepted Answers (Type: Numeric) 0 1 point 4) Consider the following Verilog statement: 1 point input [7:0] X; input [2:0] Y; assign out = X[Y]; For the following assignments #2 Y = 5;#2 X = 5 << 3;what will be the logic value of out and after what time interval the logic value will be observed? a. out = 0, time interval = 2 b. out = 1, time interval = 2 c. out = 0, time interval = 4 d. out = 1, time interval = 4 0 b. O c. ⊚ d. Yes, the answer is correct. Score: 1 Accepted Answers: 1 point Which of the following is/are the design convention(s) for realizing Mealy machine? a. Blocking assignments are used for both state update and output generation.

b. Blocking assignments are used only for output generation.

HINT: (If options a, b and c are all incorrect, select option d as the answer.)

triggered by clock. d. None of the above.

c. State change logic is implemented separately using non-blocking assignments

```
b.
  O c.
  Od.
 No, the answer is incorrect. Score: 0
 Accepted Answers:
6) Which of the following is/are true about Verilog simulator directive?
                 a. $display directive is event-driven and print the values whenever changes in
                      values of variable are occurred.
                 b. Smonitor directive is event-driven and print the values whenever changes in
                     values of variable are occurred.
                 c. $dumpon directive is used to write the current values of all variables whenever
                     changes in values of variable are occurred.
                 d. $dumpall directive is used to write the current values of all variables regardless
                     of changes in values of these variables.
  a.
  ☑ h.
  □ c.
  d.
 Yes, the answer is correct.
Score: 1
 Accepted Answers:
d.
    Consider the following Verilog code:
                                                                                                                                      1 point
            module fun (clock, clear, in, out);
input clock, clear, in;
output reg out;
reg X, Y, Z;
always @(posedge clock or negedge clear) begin
if (!clear) begin X<=0; Y<=0; Z<=0; out<=0; end
else begin
out <= Z;
Z <= Y;
Y <= X;
X <= in;
end</pre>
                              end
             end
endmodule
     Which of the following statements is/are true?
                 a. Represent a 1-bit register with register with asynchronous reset.
                 b. Represent a 1-bit register with register with synchronous reset.
                 c. Represent a 4-bit register with asynchronous reset.
                 d. Represent a 4-bit shift register with asynchronous reset.
                 e. None of the above
     HINT: (If options a, b, c and d are all false, select option e as the answer.)
  0 b.
  0 c.
  ⊚ d.
  О e.
 Accepted Answers:
                                                                                                                                      1 point
   Consider the following Verilog code:
             module fun (clear, clock, X);
parameter N = 7;
input clear, clock;
output reg [0:N] X;
always @(negedge clock)
if (clear)

X <= 0;
                             else ^ x <= X + 1;
             endmodule
     Which of the following statements is/are true?
                 a. The module represents a 7-bit counter with synchronous active low reset.
                 b. The module represents a 8-bit counter with synchronous active high reset.
                 c. The module represents a 7-bit counter with asynchronous active low reset.
                 d. The module represents a 8-bit counter with asynchronous active high reset.
                 e. None of the above
     HINT: (If options a, b, c and d are all false, select option e as the answer.)
  ⊚ b.
  ○ c.
  ○ d.
  О e.
 Yes, the answer is correct. Score: 1
 Accepted Answers:
9) Which of the following statements is/are true about FSM?
                                                                                                                                      1 point
                 a. In Mealy machine state transition is a function of present state and present
                     input.
                 b. In Moore machine state transition is a function of present state and present
                     input.
                 c. In Mealy machine state transition is a function of only present state.
                 d. In Moore machine state transition is a function of only present state.
```

a. b. c. d. No, the answer is inconscious. Accepted Answers: a. b.	orrect.					
10) Which of the	following statements is/	are true abo	ut FSM?			1 poin
b. c.	Keeping the output fur input) minimizes numb Keeping the output fur number of flip-flop wh None of the above. tions a, and b are all far	oer of flip-flop nction in an a en synthesize	when synthe lways block tri ed.	sized. ggered by the		
C. Yes, the answer is co Score: 1 Accepted Answers: a.	rrect.					
Rate this lessor	Not at all useful	Not very useful	Somewhat useful	Very useful	Extremely useful	