COMSM1302 Overview of Computer Architecture

Lecture 9 ModuleSim





In the previous lecture

- 1. Computer systems layers.
- 2. 4-bit CPU from 4-bit counter.

3. ModuleSim simulation software





In this lecture

1. Modulesim


- Bus in Modulesim
- 2. Different components in ModuleSim
- 3. Solve some design problems
- 2. At the end of this lecture:
 - 1. To use ModuleSim to implement and test your designs.





Simulation

























Register








Clock








Clock use






Split/Merge









Split/Merge – use 2-1





Split/Merge – use 2-2











Split/Merge – use 1-1


⊕ ⊝




1. Use the first split/merge to split a 4-bit signal $1_31_21_11_0$ to 2-bit signals. Such that the first two bits (LSB's) of the signal are the first two bits of one signal $xx1_11_0$ and the two high bits of the original signal are first two bits of another signal $xx1_31_2$.




Split/Merge – use 1-2








MUX






MATERIAL AND From MUX






✓ If – Else with MUX









M DMX





MX with counter









№ 4 X 16 DMX


⊕ ⊝



- 1. This demultiplexer decodes 2-bit signal into four signals (2 X 4 demux)
- 2. How many signals can we get be decoding a 4-bit signal?
- 3. Design a circuit to decode a 4-bit signal using 2X4 demultiplexers.

1		4	
	U_	, _	16
2-		2 -	10

Control input	Selected output	
**00	Α	
**01	В	
**10	С	
**11	D	









WOR







K Fanout



- Input = out₁ = out₂ = out₃ = out₄
- It's just a junction or a repeater.



Splitter / Merger

Fanout

Logic Unit

Multiplexor

OR

Register


Left-shift

Switch Input

16x16 LED matrix




Memory






Memory - size




Memory - read








Memory – write






Memory – load data







Memory - design problem -1



You have two memory components.

Design a circuit to copy the content of the first 16 bytes from the first memory to the first 16 bytes of the second memory.

data	address	
0x02	0x0	
0x13	0x1	
0x60	0x2	

⊕ ⊝

data	address	
0x02	0x0	
0x13	0x1	
0x60	0x2	





Memory - design problem -2



⊕ ⊝

Extra challenge. Design a circuit to move the data from the first memory to the second memory. The data should be unchanged if the value of each 4bits is grater than zero and to store 0xf for each 4 bits if their value is zero.

data	address	data	address
0x 0 2	0x0 1/11	0xf2	0x0
0x13	0x1	0x13	0x1
0x6 0	0x2	Ox6f	0x2





Summary

- 1. ModuleSim and some of its components.
 - 1. How clock control registers
 - 2. How to use Split/Merge
 - 3. Some applications of multiplexers and demultiplexers.
- 2. Memory component and two design problem.



