

### COMSM1302 Overview of Computer Architecture

Lecture 8
Simple CPU



#### The next step.

# Transistors • PMOS • NMOS • NAND • NOR • Ripple-coadder-

#### Ripple-carry addersubtractor Mux and demux

#### Memory

- Registers from D-type flip flopsSRAM
- SKAIVI
- DRAM

#### **CPU**

- Registers
- ALU
- Memory
- CU



#### What we will learn in Part 2

1. Week 5 and 7: Central Processing Unit (CPU) architecture

2. Week 8 and 9: ARM instruction set architecture and assembly programming.

3. Week 10: Assemblers and Compilers.





#### In this lecture

- 1. Computer layers from hardware to software.
- 2. From 4-bit counter to 4-bit CPU




- Review memory, data sizes and clock
- Small assembly program





#### **Layers**







### From 4-bit counter to 4-bit CPU - Counter








#### 4-bit counter

- Design a 4-bit counter:
  - 4-bit adder
  - Constant one
  - High level triggered register
    - Holding register
    - Input register
  - Clock








#### 4-bit counter - questions


- 1. What is the range of this counter with and without considering the carry out bit?
- 2. Can you leave the second input disconnected and still achieve the same functionality? What should we use instead?









#### **∠** 4-bit counter − (1/5)








#### **∠** 4-bit counter − (2/5)












#### **∠** 4-bit counter – (3/5)








#### **∠** 4-bit counter – (4/5)











#### **№** 4-bit counter – (5/5)












#### 4-bit counter – example - 2








#### **4-BIT BINARY FULL ADDER**














#### **Registers**











### From 4-bit counter to 4-bit CPU - Accumulator








#### Accumulator

• Upgrade our 4-bit counter to build a device to & K accumulate numbers.

- How to sum 3,5, and 6.
  - 1. Start from cleared registers
  - 2. Load 3 to A
  - 3. Load 5 to B
  - 4. Store sum of A and B in A
  - 5. Load 6 to B
  - 6. Store sum of A and B in A







# Simple data path – thinking questions


- Think about
  - 1. How to load the input numbers to the registers?
  - 2. How will we control which register A or B to update when they are both connected to the same clock phase?
  - 3. How to switch between the input device and registers?





# Simple data path – advanced design


- 1. To input number, we need a 4-bit switch.
- To control which registers to write to in the clock phase b, we need a control signal (1: enable, 0: disable).
- To choose between the input-switch and the reg
   A, we need a mux.







#### Simple data path (1/5)




	Clk	SW	Mux	Write A	Write B	A	В	Adder
	1a	0011	SW	х	х	0000	0000	0011
	1b	0011	SW	True	False	0011	0000	0011
>	2a							
	2b							
	3a							
	3b							





#### Simple data path (2/5)




	Clk	SW	Mux	Write A	Write B	А	В	Adder
	1a	0011	SW	х	х	0000	0000	0011
	1b	0011	SW	True	False	0011	0000	0011
	2a	0101	SW	х	х	0011	0000	0101
<u>\</u>	2b	0101	SW	False	True	0011	0101	1010
	3a							
	3b							





#### Simple data path (3/5)




	Clk	SW	Mux	Write A	Write B	A	В	Adder
	1a	0011	SW	х	х	0000	0000	0011
	1b	0011	SW	True	False	0011	0000	0011
	2a	0101	SW	х	х	0011	0000	0101
_	2b	0101	SW	False	True	0011	0101	1010
	3a	х	Reg A	х	х	0011	0101	1000
<b>&gt;</b>	3b	х	Reg A	True	False	1000	0101	1101






#### Simple data path (4/5)







#### Simple data path (5/5)



	Clk	SW	Mux	Write A	Write B	А	В	Adder
	3a	х	Reg A	х	х	0011	0101	1000
	3b	х	Reg A	True	False	1000	0101	1101
	4a	0001	SW	х	х	1000	0101	0110
_	4b	0001	SW	False	True	1000	0110	0111
	5a	х	Reg A	х	х	1000	0110	1110
>	5b	х	Reg A	True	False	1110	0110	0100





#### From 4-bit counter to 4-bit CPU


Data path







#### 4-bit data path - manual







#### From 4-bit counter to 4-bit CPU

Data path







#### 4-bit CPU concept

1. Store data and instructions in memory.

2. Fetch instruction from memory.

3. Execute these instructions.





#### Data in memory

- How are data stored in memory?
- Data sizes:
  - Nipple = 4 bits
  - Byte = 8 bits
  - Halfword = 16 bits
  - Word = 32 bits

• Store 3,5, and 6.

			D	ata				
			)	$\bigvee$				
7	6	5	4	3	2	1	0	Address
х	х	х	х	0	0	1	1	0b0000
х	х	х	х	0	1	0	1	0b0001
х	Х	Х	х	0	1	1	0	0b0010
х	Х	Х	Х	Х	Х	х	Х	0b0011
		•••		•••			•••	•••
X	х	Х	х	Х	х	х	Х	0b1111






#### Instructions in memory

Add 3,5, and 6, then subtract 2

_				
Inst	tru	cti	ĺΟΙ	η

Oncode

U	pcoc	ie.	$\wedge$		Ope					
7	6	5	4	3	2	1	0	Address		
х	Х	Х	0	0	0	1	1	0b0000		
Х	х	Х	0	0	1	0	1	0b0001		
Х	Х	Х	0	0	1	1	0	0b0010		
Х	х	Х	1	0	0	1	0	0b0011		
								•••		
X	Х	Х	x	х	х	х	х	0b1111		







### 4-bit CPU concept

1. Store data and instructions in memory.

2. Fetch instruction from memory.

3. Execute these instructions.






#### Fetch instructions (1/4)

Add 3,5, and 6, then subtract 2

Inst	ruc	tion

ΟĮ	pcoc	ae	$\wedge$		Ope	rand		
7	6	5	4	3	2	1	0	Address
Х	Х	Х	0	0	0	1	1	0b0000
Х	х	Х	0	0	1	0	1	0b0001
х	x	х	0	0	1	1	0	0b0010
х	x	х	1	0	0	1	0	0b0011
		•••						
х	х	Х	x	х	х	х	х	0b1111








#### Fetch instructions (2/4)

Add 3,5, and 6, then subtract 2

	O	ococ	de	$\wedge$		Oper	and		
	7	6	5	4	3	2	1	0	Address
Instruction	Х	Х	Х	0	0	0	1	1	0b0000
	х	Х	Х	0	0	1	0	1	0b0001
	х	X	Х	0	0	1	1	0	0b0010
	х	X	Х	1	0	0	1	0	0b0011
		•••				•••			
	Х	X	Х	х	Х	Х	х	Х	0b1111








#### Fetch instructions (3/4)

Add 3,5, and 6, then subtract 2

	Op	ococ	le	$\wedge$		Oper	and		
	7	6	5	4	3	2	1	0	Address
Instruction	Х	Х	Х	0	0	0	1	1	0b0000
·	Х	X	Х	0	0	1	0	1	0b0001
	х	X	Х	0	0	1	1	0	0b0010
	x	X	Х	1	0	0	1	0	0b0011
		•••	•••			•••	•••	•••	
	Х	X	X	х	Х	X	X	Х	0b1111









#### Fetch instructions (4/4)

Add 3,5, and 6, then subtract 2








Instruction




### **Program counter**





# 4-bit data path with PC and Memory





### 4-bit CPU concept

1. Store data and instructions in memory.


2. Fetch instruction from memory.

3. Execute these instructions.







#### **∠** 4-bit CPU





#### **K** Summary





#### How to sum 3,5, and 6.

- 1. Start from cleared registers
- 2. Load 3 to A
- 3. Load 5 to B
- 4. Store sum of A and B in A
- 5. Load 6 to B
- 6. Store sum of A and B in A

U	pcoc	ie.	$\wedge$		Ope	rand		
7	6	5	4	3	2	1	0	Address
х	х	х	0	0	0	1	1	0b0000
х	х	х	0	0	1	0	1	0b0001
х	х	х	0	0	1	1	0	0b0010
х	х	х	1	0	0	1	0	0b0011
х	х	х	×	х	х	х	х	0b1111
			V					,

