INDIAN INSTITUTE OF INFORMATION TECHNOLOGY VADODARA - INTERNATIONAL CAMPUS DIU



Practical Work

Name : Pooja

Roll No : 202311063

Subject: Computer Organisation and Architecture

Course : CS268

Branch: CSE

Batch : 2023 - 2027

EXPERIMENT-8


Aim: Design and implementation of an advance pipeline architecture in verilog.

Prerequisites:- A fair understanding of pipeline concept and verilog language.

Theory:- It is four stage pipeline:-


- Stage 1 (Instruction Fetch/Decode): Fetches operands from a register bank and decodes the instruction inputs (e.g., source registers, function code, destination register, and memory address).
- 2. **Stage 2 (Execution):** Performs the specified operation (e.g., addition, subtraction, multiplication) based on a function code.
- 3. **Stage 3 (Destination Register):** Writes the execution result back to the specified register in the register bank.
- 4. **Stage 4 (Write Back):** Stores the result in a memory bank at the specified address.

To avoid overlapping of consecutive stages two clock signal are used as shown:-



Clocking Issue in Pipeline

- It is important that the consecutive stages be applied suitable clocks for correct operation.
- Two options:
 - a) Use master/slave flip-flops in the latches to avoid race condition
 - b) Use non-overlapping two-phase clock for the consecutive pipeline stages.



Main code:-

```
C:/Users/pooja/project_5/project_5.srcs/sources_1/new/pipe.v
 module pipe(zout,rs1,rs2,rd,func,addr,clk1,clk2);
    input[3:0] rs1,rs2,rd;
     input clk1, clk2;
     input [3:0] func;
    input [7:0] addr;
    output [15:0] zout;
 7
    reg [15:0] lla, llb, l2z, l3z;
   reg [7:0] 11add, 12add, 13add;
 9
   reg [3:0] 11func, 11rd, 12rd;
10 reg [15:0] regbank [15:0];
11 | reg [15:0] membank[255:0];
12
   assign zout=13z;
13
14
    always @ (posedge clk1)
15
    begin
    11a <= #2 regbank[rs1];
16
17 | 11b <= #2 regbank[rs2];
18 | 11func <= #2 func;
19 | 11rd <= #2 rd;
20 | 11add <= #2 addr;
21 end
22 always @(posedge clk2) begin
23
    case (func)
    0: 12z <= #2 11a+11b;
24
    1: 12z <= #2 11a-11b;
26
    2: 12z <= #2 11a*11b;
    3: 12z <= #2 11a;
27
28
    4: 12z <= #2 11b;
29 5: 12z <= #2 l1a&l1b;
30 6: 12z <= #2 11a|11b;
31 7: 12z <= #2 11a^11b;
 32
       8: 12z <= #2 ~11a;
      9: 12z <= #2 ~11b;
 33
      10: 12z <= #2 11a>>1;
 34
 35
      11: 12z <= #2 11b<<1;
 36
      default: 12z<=16'hxxx; endcase
 37
       12rd <= #2 11rd;
      12add <= #2 11add;
 38
 39
      end
 40
      always @(posedge clk1)
 41
      begin
 42
      regbank[12rd] <=#2 12z;
       13z <=#2 12z;
 43
 44
       13add <=#2 12add;
 45
       always @(posedge clk2) begin
 46
 47
       membank[13add]=#2 13z; end
 48
       endmodule
```

Testbench code:-

```
C:/Users/pooja/project_5/project_5.srcs/sim_1/new/pipe_tb.v
Q 🕍 ← → 🐰 🛅 🛍 🗙 // 🖩 🗘
 1 module simuli();
2 | reg[3:0] rs1;
3 | reg[3:0] rs2;
4 reg[3:0] rd;
    reg[3:0] func;
    reg[7:0] addr;
    wire [15:0] zout;
8 | integer k, i;
9 reg clk1, clk2;
    pipe pipe(zout,rs1,rs2,rd,func,addr,clk1,clk2);
10
11
    initial clk1=1;
12 | initial clk2=0;
13 | always #10 clk1=~clk1;
14 | always #10 clk2=~clk2;
    initial
16
    for(k=0;k<15;k=k+1)
17 | begin
18 | pipe.regbank[k]=k;
19 end
20
    initial begin
21
    $dumpfile("pipe.vcd");
22 | $dumpvars;
23 | #20 rs1=6; rs2=1; rd=10; addr= 125; k=addr; func = 2; #20 rs1=9; rs2=8; rd=12; addr=126;k=addr;
24 func = 3; #20 rs1=2; rs2=4; rd=13; addr= 125; k=addr; func = 4; #60 $finish;
25 end
26 endmodule
```

GTK Waveform:-



Schematic Diagram:-

