Indian Institute of Information Technology, Vadodara

International Campus Diu



Practical Work Book

Name: Kshitiz Gangwar

Roll Number: 202311045

Branch: Computer Science Engineering

Batch: 2023

Subject: COA

Experiment no. 7

Aim:- Design and implementation of a pipeline architecture in verilog.

Prerequisites:- A fair understanding of pipeline concept and verilog language.

Theory:- Pipelining is a technique used in modern processors to improve performance by executing multiple instructions simultaneously. It breaks down the execution of instructions into several stages, where each stage completes a part of the instruction. These stages can overlap, allowing the processor to work on different instructions at various stages of completion, similar to an assembly line in manufacturing.

CODE:

```
C:/Users/KSHITIZ GANGWAR/project_1/project_1.srcs/sources_1/new/pipe_ex.v
module pipe_ex (F, A, B, C, D, clk);
           parameter N = 10;
           input [N-1:0] A. B. C. D:
           input clk;
            output [N-1:0] F;
            reg [N-1:0] L12_x1, L12_x2, L12_D;
          reg [N-1:0] L23_x3, L23_D;
10
            reg [N-1:0] L34_F;
           reg [N-1:0] L45_F;
11
12
13 O assign F = L45_F;
14
15 🖯 O always @(posedge clk)
             L12_x1 <= #4 A + B;
L12_x2 <= #4 C - D;
18 O
19 O
              L12_D <= D;

L23_x3 <= #4 L12_x1 + L12_x2;

L23_D <= L12_D;
20
21 O
22 O
23 O
               L34_F <= #6 L23_x3 * L23_D;
                L45_F <= #3 L34_F >> 1;
24 🖨
```

C:/Users/KSHITIZ GANGWAR/project_1/project_1.srcs/sources_1/new/tb_pipe_ex.v

```
Q 🕍 ← → 🐰 🖺 🛍 🗙 // 🖩 🗘
1
        timescale 1ns/1ps
 2 👨
        module tb_pipe_ex();
 3 ¦
           parameter N = 10;
 4
 5
           reg [N-1:0] A, B, C, D;
 6
           reg clk;
 7
           wire [N-1:0] F;
 8
           pipe ex uut (F, A, B, C, D, clk);
9 🖨
           initial begin
10
    0
              clk = 0;
     0
               forever #5 clk = ~clk;
12 🖒
           end
13 🖨
           initial begin
14
     0
              $dumpfile("pipeline.vcd");
15
     0
              $dumpvars(0, tb_pipe_ex);
     0
16
              A = 10; B = 5; C = 20; D = 2; #50;
     0
17
              A = 12; B = 7; C = 25; D = 3; #50;
     0
               A = 15; B = 8; C = 30; D = 4; $50;
18
     0
19
               A = 18; B = 9; C = 35; D = 5; #50;
     0
20
               A = 20; B = 10; C = 40; D = 6; #50;
     ○→
21
               $finish;
22 🖨
           end
23 🖨
        endmodule
24
```

OUTPUT:

