INDIAN INSTITUTE OF INFORMATION TECHNOLOGY VADODARA - INTERNATIONAL CAMPUS DIU



Practical Work

Name : Kshitiz Gangwar

Roll No : 202311045

Subject: Computer Organisation and Architecture

Course : CS268

Branch: CSE

Batch : 2023 - 2027

EXPERIMENT-8


Aim: Design and implementation of an advance pipeline architecture in verilog.

Prerequisites:- A fair understanding of pipeline concept and verilog language.

Theory:- It is four stage pipeline:-


- Stage 1 (Instruction Fetch/Decode): Fetches operands from a register bank and decodes the instruction inputs (e.g., source registers, function code, destination register, and memory address).
- 2. **Stage 2 (Execution):** Performs the specified operation (e.g., addition, subtraction, multiplication) based on a function code.
- 3. **Stage 3 (Destination Register):** Writes the execution result back to the specified register in the register bank.
- 4. **Stage 4 (Write Back):** Stores the result in a memory bank at the specified address.

To avoid overlapping of consecutive stages two clock signal are used as shown:-



Clocking Issue in Pipeline

- It is important that the consecutive stages be applied suitable clocks for correct operation.
- Two options:
 - a) Use master/slave flip-flops in the latches to avoid race condition.
 - b) Use non-overlapping two-phase clock for the consecutive pipeline stages.




Main code:-

```
Project Summary × simuli.v × pipe.v
C:/Users/KSHITIZ GANGWAR/project_2/project_2.srcs/sources_1/new/pipe.v
nodule pipe(zout,rs1,rs2,rd,func,addr,clk1,clk2);
 input[3:0] rs1,rs2,rd;
input clk1,clk2;
     input [3:0] func;
 5 input [7:0] addr;
 6 output [15:0] zout;
     reg [15:0] 11a,11b,12z,13z;
 8 reg [7:0] lladd, l2add, l3add;
 9 reg [3:0] llfunc, llrd, l2rd;
10 reg [15:0] regbank [15:0];
11 reg [15:0] membank[255:0];
12
13 | assign zout=13z;
14 \bigcirc always @(posedge clk1)
15 🖯 begin
21 🖨 end
22 always @(posedge clk2) begin
23 🖯 case(func)
24 | 0: 12z <= #2 11a+11b;
25 1: 12z <= #2 11a-11b;
26 2: 12z <= #2 11a*11b;
27 :
     3: 12z <= #2 11a;
28 4: 12z <= #2 11b:
29 | 5: 12z <= #2 11a&11b;
30 | 6: 12z <= #2 11a|11b;
31 | 7: 12z <= #2 11a\11b;
29 | 5: 12z <= #2 11a&11b;
30 | 6: 12z <= #2 11a|11b;
31 7: 12z <= #2 11a^11b;
      8: 12z <= #2 ~11a;
32
33 9: 12z <= #2 ~11b;
34 | 10: 12z <= #2 11a>>1;
35 | 11: 12z <= #2 11b<<1;
36 default: 12z<=16'hxxx; endcase
37 | 12rd <= #2 11rd;
38 | 12add <= #2 11add;
39 🖨 end
40 always @ (posedge clk1)
41 🖯 begin
42 regbank[12rd] <=#2 12z;
43 13z <=#2 12z;
44 13add <=#2 12add;
45 🖨 end
46 palways @(posedge clk2) begin
47 \bigcirc membank[13add]=#2 13z; end
49
```

Testbench code:-

```
Project Summary × simuli.v × pipe.v ×
C:/Users/KSHITIZ GANGWAR/project_2/project_2.srcs/sources_1/new/simuli.v
Q | 🛗 | ← | → | 🐰 | 🖺 | 🛍 | 🗶 | // | Ⅲ | ♀
 reg[3:0] rs1;
     reg[3:0] rs2;
     reg[3:0] rd;
     reg[3:0] func;
     reg[7:0] addr;
     wire [15:0] zout;
    integer k, i;
     reg clk1, clk2;
10
     pipe pipe(zout,rs1,rs2,rd,func,addr,clk1,clk2);
11
   initial clk1=1;
   initial clk2=0;
12
13
     always #10 clk1=~clk1;
14 | always #10 clk2=~clk2;
15 🖯 initial
16  for (k=0; k<15; k=k+1)
17 🖯 begin
18 | pipe.regbank[k]=k;
19 🖒 end
20 🖯 initial begin
$$\ $\ dumpfile("pipe.vcd");$$
$$\ $\ dumpvars;$$
23 | #20 rs1=6; rs2=1; rd=10; addr= 125; k=addr; func = 2; #20 rs1=9; rs2=8; rd=12; addr=126; k=addr; 24 | func = 3; #20 rs1=2; rs2=4; rd=13; addr= 125; k=addr; func = 4; #60 $finish;
25 🖒 end
26 🗎 endmodule
```

Schematic Diagram:-



GTK Waveform:-

