
Using Vivado-HLS for Structural Design: a NoC Case Study


Zhipeng Zhao <zzhao1@andrew.cmu.edu>, James C. Hoe <jhoe@ece.cmu.edu>


Should we use HLS for structural design?

Xilinx Vivado High Level Synthesis (HLS)



Structural Design: Precise Cycle- and Bit-level Control





Automatic parallelization and scheduling

- Examples: Network-on-Chip (NoC), Routers...
- Challenge:
 Use untimed and sequential C code to describe cycle-accurate and concurrent hardware.

Can We and Should We Use Vivado-HLS for Structural Design?



Can we? Yes; Should we? Depends.

- Case Study Overview
 - RTL Reference: CONNECT Parameterized NoC (ww.ece.cmu.edu/calcm/connect)
 - Productivity gain from separation of functionality and structural details. But offer little advantage in pure netlisting
- Produced exact cycle- and bit-accurate replacements
- Achieved comparable hardware cost and critical path

depth-16, 2-vc

32-bit

depth-32, 2-vc

depth-32, 4-vc

Average

128-bit

Productivity Improvement

Router LUT Ratio


32-bit

128-bit

32-bit

- Natural C's sequential reading is maintained. Utilize C's facilities to capture more maintainable and scalable designs. 1126 lines of C++ VS. 2605 lines of Bluespec System Verilog
- Still need to specify structural details to get desired hardware
- Separation of functionality and structural details enables fast design iteration
- Ordering discipline could be cumbersome when creating a netlist to compose submodules

Hardware Quality (HLS VS. CONNECT)



0.8


32-bit


128-bit


128-bit

What worked very well


• Illustrative example here; see website for complete router source







```
void switch buffered N(vData I[N], vData *Odd,
                        vData *Even, bool acpt[N]) {
#pragma HLS ARRAY PARTITION variable=acpt complete dim=1
#pragma HLS ARRAY PARTITION variable=I complete dim=1
   static FIFO<int> F[N];
   bool okX[N];
   vData frontX[N];
   for(int i=0;i<N;i++) {</pre>
#pragma HLS UNROLL
      frontX[i].v=!F[i].empty(); frontX[i].d=F[i].front();
   switch 2stage N(frontX, Odd, Even, okX);
   for(int i=0;i<N;i++) {</pre>
#pragma HLS UNROLL
      if(!F[i].full() && I[i].v)
         {F[i].push(I[i].d);acpt[i]=true;}
      else acpt[i]=false;
      if(okX[i]) F[i].pop();
```





What didn't work so well


Sequential C Language => Concurrent Hardware?

```
void foo(int I1, int I2, int *0) {
   static int L = INIT_VAL; //latch

*O = I1 * L; //read current-L
   L = I2 + L; //assign next-L
}
```







See paper for how to get around this using C++ objects

Tech report and source code available

http://www.ece.cmu.edu/calcm/connect hls



