CENG513 Compiler Design and Construction Register Allocation

Note by Işıl ÖZ:


Our slides are adapted from Cooper and Torczon's slides that are prepared for COMP 412 at Rice.

Copyright 2010, Keith D. Cooper & Linda Torczon, all rights reserved.

Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.

Faculty from other educational institutions may use these materials for nonprofit educational purposes, provided this copyright notice is preserved.

Part of the compiler's back end



Critical properties

- Produce <u>correct</u> code that uses k (or fewer) registers
- Minimize added loads and stores
- Minimize space used to hold spilled (in memory) values
- Operate efficiently O(n), $O(n \log_2 n)$, maybe $O(n^2)$, but not $O(2^n)$

Consider a fragment of assembly code (or ILOC)

```
loadI 2 \Rightarrow r1 // r1 \leftarrow 2
loadAI r0, @b \Rightarrow r2 // r2 \leftarrow b
mult r1, r2 \Rightarrow r3 // r3 \leftarrow 2 \cdot b
loadAI r0, @a \Rightarrow r4 // r4 \leftarrow a
sub r4, r3 \Rightarrow r5 // r5 \leftarrow a - (2 \cdot b)
```

From the allocation perspective, these registers are virtual or pseudo-registers

The Problem

- At each instruction, decide which values to keep in registers
 - Note: each virtual register in the example is a value
- Simple if |values| ≤ |registers|
- Harder if |values| > |registers|
- The compiler must automate this process

The Task

- At each point in the code, pick the values to keep in registers
- Insert code to move values between registers & memory
 - No transformations (leave that to optimization & scheduling)
- Minimize inserted code both dynamic & static measures
- Make good use of any extra registers

Allocation versus assignment

- Allocation is deciding which values to keep in registers
- Assignment is choosing specific registers for values
 The compiler must perform both allocation & assignment

Optimal register allocation is hard

Local Allocation

- Simplified cases $\Rightarrow O(n)$
- Real cases ⇒ NP-Complete

Global Allocation

- NP-Complete for 1 register
- NP-Complete for k registers (most sub-problems are NPC, Real compilers face real problems

Local Assignment

- Single size, no spilling $\Rightarrow O(n)$
- Two sizes ⇒ NP-Complete

Global Assignment

NP-Complete


Recent Results:

Optimal allocation on a procedure in SSA Form can be done in low-order polynomial time.

This result does not solve the entire problem, but it does offer insight into the structure of the problem & where the complexity lies.

Local Register Allocation

- What is "local"? (different from "regional" or "global")
 - A local transformation operates on basic blocks
 - Many optimizations are done on a local scale or scope
- Does local allocation solve the problem?
 - It produces good register use inside a block
 - Inefficiencies can arise at boundaries between blocks
- How many passes can the allocator make?
 - This is an off-line problem
 - As many passes as it takes, within reason
 - → You can do a fine job in a couple of passes



Top-down Allocator

The idea

- Keep busiest (most heavily used) values in a register
- Reserve registers for use in spills, say r registers

Algorithm

- Rank values by number of occurrences
 - may or may not use explicit live ranges

• Allocate first k - r values to physical registers |x| = r

Rewrite code to reflect these choices

Move values with no register into memory

(add LOADs & STOREs)

Top-down Allocation Algorithm

- Compute a priority for each virtual register
 - number of occurrences of each virtual register
 - priority \rightarrow a virtual register's count
- Sort the virtual registers into priority order
- Assign registers in priority order
 - first k feasible virtual registers are assigned physical registers
- Rewrite the code
 - References to virtual registers with assigned physical registers are rewritten with the physical register names
 - Any reference to a virtual register with no physical register is replaced with a reference to a reserved temporary register; a load or store operation is inserted
- + Keeps heavily used virtual registers in physical registers
- Dedicates a physical register to a virtual register for the ⁷ entire basic block

Top-down Allocation Example

```
loadI 1028 \Rightarrow r<sub>a</sub> // r<sub>a</sub>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Counts
load r_a \Rightarrow r_b // r_a r_b // r_a r_b r_c // r_a r_b r_c load r_a r_b r_c // r_a r_b r_c // r_a r_b r_c r_b r_c sub r_d, r_b r_d // r_a r_b r_c r_d r_c r_d 
                  loadI 1028 \Rightarrow r<sub>a</sub> // r<sub>a</sub> Must have r<sub>d</sub> Counts
                 load r_a \Rightarrow r_b // r_a r_b \qquad r_c < r_a, r_b \qquad r_a=4
             mult r_a, r_b \Rightarrow r_c // r_a r_b r_c Spill r_c r_b=3 r_c=2 sub r_d, r_b \Rightarrow r_e // r_a r_c r_c r_e // r_a r_c r_e r_e=2 mult r_e, r_f \Rightarrow r_g sub r_g, r_c \Rightarrow r_h // r_a r_c Restore r_c r_g=2 r_g=3 r_g=2 
                   store r_h \rightarrow r_a //
```

Top-down Allocation Example

- → Store after definition
- → Load before use

```
loadI 1028
                             r_1
load r<sub>1</sub>
                          r<sub>2</sub>
\text{mult} \quad r_1\text{, } r_2 \qquad \Rightarrow r_3
                        → r<sub>arp</sub>, spill<sub>c</sub>
store r<sub>3</sub>
load x
                            r_3
sub r_3, r_2 r_2
load z
                          r_3
mult r_2, r_3
                          r_2
load r<sub>arp</sub>, spill<sub>c</sub> r<sub>3</sub>
sub r_2, r_3 r_2
store ro
                         → r<sub>1</sub>
```

→ Register assignment

Bottom-up Allocator

The idea:

- Focus on replacement rather than allocation
- Keep values used "soon" in registers

Algorithm:

- Start with empty register set
- Iterate over the operations in the block, load on demand
- When no register is available, free one (spill)

Replacement:

- Spill the value whose next use is farthest in the future
- Prefer clean value to dirty value


Live Ranges in a Basic Block

1	loadI		\Rightarrow	r _{arp}
2	loadAI	r_{arp} , 0	\Rightarrow	r_w
3	loadI	2	\Rightarrow	r_2
4	loadAI	r _{arp} , @x	\Rightarrow	r_{x}
5	loadAI	r _{arp} , @y	\Rightarrow	r_y
6	loadAI	r _{arp} , 0z	\Rightarrow	\mathbf{r}_{z}
7	mult	r_w , r_2	\Rightarrow	$\mathbf{r}_{\mathbf{w}}$
8	mult	r_w , r_x	\Rightarrow	$\mathbf{r}_{\mathbf{w}}$
9	mult	r_w , r_y	\Rightarrow	$\mathbf{r}_{\mathbf{w}}$
10	mult	r_w , r_z	\Rightarrow	$\mathbf{r}_{\mathtt{w}}$
11	storeAI	r_{w}	\Rightarrow	r_{arp} , 0


Defines			
Register	Interval		
r_{arp}	[1,11]		
r_w	[2,7]		
r_w	[7,8]		
r_w	[8,9]		
r_w	[9,10]		
r_w	[10,11]		
r_2	[3,7]		
r_x	[4,8]		
r_y	[5,9]		
r_{z}	[6,10]		

Problems with Multiple Blocks

Live variable analysis: LIVEIN and LIVEOUT Store LIVEOUT (at the end of each block)
Load LIVEIN (at the start of each block)



What Makes Global Register Allocation Hard?



What's harder across multiple blocks?

- Could replace a load with a move
- Good assignment would obviate the move
- Must build a control-flow graph to understand inter-block flow
- Can spend an inordinate amount of time adjusting the allocation

Global Register Allocation

Taking a global approach

- Abandon the distinction between local & global
- Make systematic use of registers or memory
- Adopt a general scheme to approximate a good allocation

Graph coloring paradigm


- 1 Build an interference graph G_{τ} for the procedure
 - Computing LIVE is harder than in the local case
 - $-G_{\tau}$ is not an interval graph
- 2 (try to) construct a k-coloring
 - Minimal coloring is NP-Complete
 - Spill placement becomes a critical issue
- 3 Map colors onto physical registers

The problem

A graph G is said to be k-colorable iff the nodes can be labeled with integers 1 ... k so that no edge in G connects two nodes with the same label

NP-complete

Examples



Each color can be mapped to a distinct physical register

Global Register Allocation

Discovering live ranges

Relationships among definitions and uses

Estimating spill costs

- Save the value and restore it from memory when a later operation needs it
- Annotate each block with an estimated execution count Building an interference graph
 - If there is an operation in the program during which two values are live, they cannot reside in the same register, they interfere (conflict)

Building the Interference Graph


What is an "interference"? (or conflict)

- Two values interfere if there exists an operation where both are simultaneously live
- If x and y interfere, they cannot occupy the same register To compute interferences, we must know where values are "live"


The interference graph, $G_T = (N_T, E_T)$

- Nodes in G_I represent values, or live ranges
- Edges in G_T represent individual interferences
 - For $x, y \in N_I$, $\langle x, y \rangle \in E_I$ iff x and y interfere
- A k-coloring of G_I can be mapped into an allocation to k registers

Building the Interference Graph




- LR $_{\rm a}$ cannot receive the same color as LR $_{\rm b}$, LR $_{\rm c}$, or LR $_{\rm d}$ because it interferes with each of them
- The other three live ranges can all share a single color
- 2-colorable, and the code can be rewritten to use just two registers




Code Fragment with Live-Range Names

Interference Graph

Building the Interference Graph






Observation on Coloring for Register Allocation


- Suppose you have k registers—look for a k coloring
- Any vertex n that has fewer than k neighbors in the interference graph ($n^{\circ} < k$) can always be colored!
 - Pick any color not used by its neighbors there <u>must</u> be one
- Ideas behind Chaitin's algorithm:
 - Pick any vertex n such that n° k and put it on the stack
 - Remove that vertex and all edges incident from the interference graph
 - → This may make additional nodes have fewer than k neighbors
 - At the end, if some vertex n still has k or more neighbors, then spill the live range associated with n
 - Otherwise successively pop vertices off the stack and color them in the lowest color not used by some neighbor

Chaitin's Algorithm


- 1. While \exists vertices with $\langle k \text{ neighbors in } G_T \rangle$
 - > Pick any vertex n such that $n^{\circ} < k$ and put it on the stack
- Lowers degree of n's neighbors
- > Remove that vertex and all edges incident to it from G_I
- 2. If G_{τ} is non-empty (all vertices have k or more neighbors) then:
 - > Pick a vertex n (using some heuristic) and spill the live range associated with n
 - > Remove vertex n from G_I , along with all edges incident to it and put it on the "spill list"
 - > If this causes some vertex in G_I to have fewer than k neighbors, then go to step 1; otherwise, repeat step 2
- 3. If the spill list is not empty, insert spill code, then rebuild the interference graph and try to allocate, again
- 4. Otherwise, successively pop vertices off the stack and color them in the lowest color not used by some neighbor




1 is the only node with degree < 3




Now, 2 & 3 have degree < 3



Now all nodes have degree < 3



3 Registers





2


3:


: (


2: (











References

Chapter sections from the book:

• 13.1-13.5

Selected videos from compiler course from California State University:

- https://www.youtube.com/watch?v=8x057jVBCVM&list=PL6 KMWPQP DM97Hh0PYNgJord-sANFTI3i&index=28
- https://www.youtube.com/watch?v=e_Mn0SI_II8&list=PL6
 KMWPQP_DM97Hh0PYNgJord-sANFTI3i&index=30
- https://www.youtube.com/watch?v=K6YIXIM1Wj8&list=PL6
 KMWPQP DM97Hh0PYNgJord-sANFTI3i&index=31