

Lakshmana shri D

✉ lakshmanashri956@gmail.com ☎ +918525905678 📍 Coimbatore, Tamil Nadu

🌐 Lakshmana shri D 🔄 Lakshmana shri D

Profile

A **Final Year Student** with a strong foundation in **digital design** and hands-on exposure to **RTL Design** flows. Familiar with **ASIC implementation stages** and **Physical design**. Seeking an entry-level role in **VLSI Physical Design or RTL Design** where I can apply my knowledge of digital design and ASIC implementation while gaining hands-on industry experience.

Education

B.E. in Electronics and Communication, *Dr. N.G.P. Institute of Technology* 2026
CGPA: 8.49 Year of Graduation: 2026

HSC, *CMS Matriculation Higher Secondary School* 2022
Percentage: 84.5% Year of Completion: 2022

SSLC, *GSR Matriculation Higher Secondary School* 2020
Percentage: 79% Year of Completion: 2020

Technical Skills

Software Tools

- Quartus Prime
- ModelSim
- Xilinx ISE Design Suite

Programming Languages

- C
- Python
- TCL

Methodologies

- Static Timing Analysis (**STA**)
- Universal Verification Methodology (**UVM**)

VLSI Concepts

- RTL Design
- Digital Logic Design
- ASIC Design Flow (basic understanding)

HDL

- Verilog
- SystemVerilog

Interests

- RTL Design
- Design Verification
- Wireless & RF Systems

Courses

Executive Certification in ASIC verification offered by Maven Silicon and IIT Roorkee (Ongoing)

Verilog HDL Fundamentals for Digital Design and Verification Offered by UDEMY (Ongoing)

Electronics Mastery course offered by LMES and UPTOR

Projects

Digital Alarm Clock Design using Verilog

2026

Designed a modular alarm clock system with FSM-based control for time display, alarm setting, and user input handling. Implemented using a 256 Hz system clock with clock division for real-time operation, utilizing counters, registers, and control logic. Verified functionality through simulation using Icarus Verilog and GTKWave.

8-bit Arithmetic Logic Unit (ALU) Design in Verilog

2026

Designed and implemented an 8-bit ALU supporting arithmetic, logical, and shift operations using Verilog HDL with a 4-bit opcode control. Developed a Verilog testbench and performed functional verification using Icarus Verilog and GTKWave for waveform analysis.

Micro Satellite Environmental Monitoring System

2025

Designed a mini satellite prototype using MPU6050, pressure sensor, and gas sensor to collect atmospheric and environmental data. The system monitors atmospheric conditions such as pressure and gas concentration.

Internships & Hands On Experience

Airport Authority of India

07/2024

Learned about the operations and technologies used by the Communication, Navigation, and Surveillance (CNS) Department to communicate and guide airplanes to the airport safely and securely.

VLSI Design and Recent Trends

03/2024

Participated in a workshop offered by IIT Palakkad and learnt the importance and significance of VLSI in electronics industry.

Digital System Design Using Altera FPGA

08/2025

Participated in a workshop conducted by MIT on digital design and SoC development, gaining hands-on exposure to FPGA-based design using the Intel Quartus Prime toolchain.