

# Vivado工程1

## 组合逻辑电路的实现

2019.11.3 17:26

本工程的功能：输入两个逻辑变量，计算它们的与、与非、或、或非、异或、同或： $a \& b$   $\sim(a \& b)$   $a | b$   $\sim(a | b)$   $a \wedge b$   $a \sim \wedge b$ 。


逻辑变量用BASYS-3实验板的两个开关输入，输出采用6个led灯。


FPGA芯片：xc7a35tcpg236-1


# 内容


- 创建工程
- 添加设计源程序
- 仿真
- 综合
- 实现
- 约束
- 生成BitStream文件
- 下载
- 添加另一个设计源代码
- 查看FPGA芯片

# 创建工程





 New Project ×

**Project Name** 

Enter a name for your project and specify a directory where the project data files will be stored.


Project name:  ×

Project location:  × ...

☒ Create project subdirectory

Project will be created at: C:/vivado2/gat

? < Back Next > Finish Cancel

 New Project ×

### Project Type

Specify the type of project to create.

☒ **RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☒ **Do not specify sources at this time**


☐ **Post-synthesis Project**: You will be able to add sources, view device resources, run design analysis, planning and implementation.  
☐ Do not specify sources at this time

☐ **I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**  
Create a new Vivado project from a predefined template.

寄存器传输级(Register-Transfer Level)抽象模型被Verilog和VHDL等硬件描述语言用于创建对实际电路的高层次描述，而低层次描述甚至实际电路可以通过高层次描述采用逻辑合成工具导出。



< Back

Next >

Finish

Cancel

选择FPGA芯片： xc7a35tcp236-1

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

Reset All Filters

Category: All

Package: All

Temperature: All

Family: All

Speed: All

Search: Q- xc7a35tcp236-1

(1 match)

| Part           | I/O Pin Count | Available IOBs | LUT Elements | FlipFlops | Block RAMs | Ultra RAMs | DSPs | Gt |
|----------------|---------------|----------------|--------------|-----------|------------|------------|------|----|
| xc7a35tcp236-1 | 236           | 106            | 20800        | 41600     | 50         | 0          | 90   | 2  |


?

< Back

Next >


Finish

Cancel








## Tools/Settings 查看工程设置




# 添加设计源代码













 Add Sources ✕

### Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.




|   | Index | Name     | Library        | Location           |
|---|-------|----------|----------------|--------------------|
|  | 1     | gates2.v | xil_defaultlib | <Local to Project> |

Add FilesAdd DirectoriesCreate File

☐ Scan and add RTL include files into project  
☐ Copy sources into project  
☒ Add sources from subdirectories



< Back

Next >

Finish

Cancel

Vivado工程1

13

Define Module

Define a module and specify I/O Ports to add to your source file.  
For each port specified:  
MSB and LSB values will be ignored unless its Bus column is checked.  
Ports with blank names will not be written.

Module Definition

Module name: gates2

I/O Port Definitions

+

-

↑




↓

| Port Name | Direction | Bus                                 | MSB | LSB |  |
|-----------|-----------|-------------------------------------|-----|-----|--|
| a         | input     | <input type="checkbox"/>            | 0   | 0   |  |
| b         | input     | <input type="checkbox"/>            | 0   | 0   |  |
| f         | output    | <input checked="" type="checkbox"/> | 5   | 0   |  |

?

OK

Cancel




`timescale 1ns / 1ps 时间单位/精度


# 仿真


仿真主要用于测试设计模块，在仿真源程序的模块中应该通过调用设计模块来实现功能，当然，如果仿真模块也可以自己独立编程而不调用任何设计模块。仿真的结果图包含仿真模块输入和输出的电平关系。

## 创建仿真源代码








 Add Sources ✕


### Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.



Specify simulation set: sim\_1 ▼

+ - ↑ ↓

|   | Index | Name        | Library        | Location           |
|---|-------|-------------|----------------|--------------------|
|  | 1     | gates_sim.v | xil_defaultlib | <Local to Project> |

Add FilesAdd DirectoriesCreate File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

☒ Include all design sources for simulation


?

< Back


Next >

Finish

Cancel



Define Module



Define a module and specify I/O Ports to add to your source file.


For each port specified:

- MSB and LSB values will be ignored unless its Bus column is checked.
- Ports with blank names will not be written.

Module Definition

Module name:

gates\_sim



I/O Port Definitions


+

-

↑

↓

| Port Name | Direction | Bus                      | MSB | LSB |  |
|-----------|-----------|--------------------------|-----|-----|--|
|           | input     | <input type="checkbox"/> | 0   | 0   |  |
|           |           |                          |     |     |  |
|           |           |                          |     |     |  |




OK

Cancel

被调用的模块

下拉菜单: Set as Top


先执行initial再执行always  
#表示过多少时间单位, 再继续往下做



`timescale 1ns / 1ps 时间单位/精度

## 进行仿真


Simulation/Run Simulation/Run Behavioral Simulation: 对仿真目录下的顶层模块进行仿真。




```
`timescale 1ns / 1ps
module gates_sim();
    reg x,y;
    wire [5:0] z;
    gates2 G2(.a(x), .b(y), .f(z));
    initial begin
        x = 0;
        y = 0;
        #10;
    end
    always begin
        #10 x = 0;
        #20 y = 0;
        #10 x = 1;
        #20 y = 1;
    end
endmodule
```

当有多个模拟源代码时，模拟程序会选择模拟目录中设置为Top的源码进行模拟。

## 创建另一个仿真源程序，要设置为顶层模块



仿真: Simulation/Run Simulation/Run Behavioral Simulation



| Name   | Value |
|--------|-------|
| x      | 0     |
| y      | 0     |
| z[5:0] | 15    |
| z[5]   | 0     |
| z[4]   | 1     |
| z[3]   | 0     |
| z[2]   | 1     |
| z[1]   | 0     |
| z[0]   | 1     |

```
`timescale 1ns / 1ps

module gates_sim2();
    reg x,y;
    wire [5:0] z;
    gates2 G2(x, y, z);
    initial begin
        x = 0;
        y = 0;
    end
    always #10 {x,y} = {x,y} + 1;
endmodule
```


对顶层仿真模块进行仿真

# 综合(Synthesis)


综合是一个类似编译的过程，把RTL级别的设计描述转化成门级和触发器等基本逻辑单元的互连关系，Vivado会把顶层模块转换成所用FPGA芯片的设计描述。

(1) SYNTHESIS/Run Synthesis

(2) Open Synthesized Design/Schematic




综合时间较长，可以在菜单中选择Window/ Design Runs可查看综合进度





# 实现(Implementation)

实现把综合后得到芯片内部器件之间的虚拟连接进行实际的布局布线，得到一个具体的设计。





这里的Schematic图与综合的Schematic图相同


# 约束(Constraint)


约束用于把模块的输入输出参数映射到FPGA芯片引脚。

## 创建约束文件





 Add Sources



### Add or Create Constraints

Specify or create constraint files for physical and timing constraint to add to your project.

Specify constraint set:

constrs\_1 (active) ▼

+

−

↑

↓

| Constraint File | Location           |
|-----------------|--------------------|
| gates2.xdc      | <Local to Project> |

Add Files

Create File

☐ Copy constraints files into project

?


< Back

Next >

Finish

Cancel

# FPGA芯片 xc7a35tcpg236-1的引脚



Sources x Netlist ? \_ □ □

Design Sources (1)

- gates2 (gates2.v)

Constraints (1)

- constrs\_1 (1)
  - gates2.xdc

Simulation Sources (2)

- sim\_1 (2)
  - gates\_sim2 (gates\_sim2.v) (1)
    - G2: gates2 (gates2.v)
  - gates\_sim (gates\_sim.v) (1)
    - G2: gates2 (gates2.v)

Hierarchy Libraries Compile Order

Source File Properties ? \_ □ □

gates2.xdc

☒ Enabled

Location: C:/vivado2/gates2/gates2.srscs/constrs\_1/

Type: XDC ...

Size: 0.8 KB

General Properties

Project Summary x Device x gates2.v x gates\_sim.v x

C:/vivado2/gates2/gates2.srscs/constrs\_1/new/gates2.xdc

1 #Basys3--gates2

2 set\_property PACKAGE\_PIN V17 [get\_ports a]

3 set\_property IOSTANDARD LVC MOS33 [get\_ports a]

4 set\_property PACKAGE\_PIN V16 [get\_ports b]

5 set\_property IOSTANDARD LVC MOS33 [get\_ports b]

6 set\_property PACKAGE\_PIN U16 [get\_ports f[0]]

7 set\_property IOSTANDARD LVC MOS33 [get\_ports f[0]]

8 set\_property PACKAGE\_PIN E19 [get\_ports f[1]]

9 set\_property IOSTANDARD LVC MOS33 [get\_ports f[1]]

10 set\_property PACKAGE\_PIN U19 [get\_ports f[2]]

11 set\_property IOSTANDARD LVC MOS33 [get\_ports f[2]]

12 set\_property PACKAGE\_PIN V19 [get\_ports f[3]]

13 set\_property IOSTANDARD LVC MOS33 [get\_ports f[3]]

14 set\_property PACKAGE\_PIN W18 [get\_ports f[4]]

15 set\_property IOSTANDARD LVC MOS33 [get\_ports f[4]]

16 set\_property PACKAGE\_PIN U15 [get\_ports f[5]]


17 set\_property IOSTANDARD LVC MOS33 [get\_ports f[5]]

18

```
#Basys3--gates2
set_property PACKAGE_PIN V17 [get_ports a]
set_property IOSTANDARD LVC MOS33 [get_ports a]
set_property PACKAGE_PIN V16 [get_ports b]
set_property IOSTANDARD LVC MOS33 [get_ports b]
set_property PACKAGE_PIN U16 [get_ports f[0]]
set_property IOSTANDARD LVC MOS33 [get_ports f[0]]
set_property PACKAGE_PIN E19 [get_ports f[1]]
set_property IOSTANDARD LVC MOS33 [get_ports f[1]]
set_property PACKAGE_PIN U19 [get_ports f[2]]
set_property IOSTANDARD LVC MOS33 [get_ports f[2]]
set_property PACKAGE_PIN V19 [get_ports f[3]]
set_property IOSTANDARD LVC MOS33 [get_ports f[3]]
set_property PACKAGE_PIN W18 [get_ports f[4]]
set_property IOSTANDARD LVC MOS33 [get_ports f[4]]
set_property PACKAGE_PIN U15 [get_ports f[5]]
set_property IOSTANDARD LVC MOS33 [get_ports f[5]]
```

# 生成BitStream文件


为了把实现的设计下载到实验板上，需要把最近实现的内容转换为二进制文件(.bit)。



# 下载(Download)

把BitStream文件下载到实验板。

(1)




(1) 连接设备:Open Target/Auto Connect  
可以同时连接多个设备。

(2) 选择要下载的设备:


Program Device/xc7a35t\_0

(3) 选择要下载的BitStream文件，然后下载。

(2)




(3)







# 添加另一个设计源代码







由于gates2\_top.v调用了gates2.v，它自然成为了Top模块。可以手动(下拉菜单/Set as Top)把任何一个模块，例如，gates2.v，设置为顶层模块。

## 增加一个约束文件gates2\_2.xdc




生成BitStream会自动选择合用的约束属性，也可以把需要用的约束文件在下拉菜单Disable File。最后在综合、实现、下载之后得到正确的结果。



# 查看FPGA芯片

先点击Implementation，然后用Window/Device查看FPGA内部器件图

放大



放大后，可看到其中有些LUT已经被使用

