组合逻辑电路的实现

2019.11.3 17:26


本工程的功能:输入两个逻辑变量,计算它们的与、与非、或、或非、异或、同或: a&b ~(a&b) a|b ~(a|b) a^b a~^b。 逻辑变量用BASYS-3实验板的两个开关输入,输出采用6个led灯。


FPGA芯片: xc7a35tcpg236-1


内容


- 创建工程
- 添加设计源程序
- 仿真
- 综合
- 实现
- 约束
- 生成BitStream文件
- 下载
- 添加另一个设计源代码
- 查看FPGA芯片

创建工程












选择FPGA芯片: xc7a35tcpg236-1







Tools/Settings 查看工程设置





9


添加设计源代码














xil_defaultlib

0.5 KB

Properties

Library:

Size:

General


```
gates2.v *
Project Summary
                                ×
C:/vivado2/gates2/gates2.srcs/sources_1/new/gates2.v
     timescale 1ns / 1ps
 2
     module gates2(
         input a,
 5
         input b,
         output [5:0] f
         assign f[5] = a & b;
                                      `timescale 1ns / 1ps
         assign f[4] = ~(a & b);
        assign f[3] = a \mid b;
10
                                     module gates2(
        assign f[2] = (a | b);
11 !
         assign f[1] = a \hat{b};
                                        input a,
12
         assign f[0] = a^{n} b;
13
                                        input b,
     endmodule
14
                                        output [5:0] f
15
                                       assign f[5] = a \& b;
                                        assign f[4] = ^(a \& b);
                                       assign f[3] = a \mid b;
                                        assign f[2] = ^(a \mid b);
                                        assign f[1] = a \wedge b;
                                        assign f[0] = a \sim^{h} b;
                                     endmodule
```

`timescale 1ns / 1ps 时间单位/精度

仿真


仿真主要用于测试设计模块,在仿真源程序的模块中应该通过调用 设计模块来实现功能,当然,如果仿真模块也可以自己独立编程而不调 用任何设计模块。仿真的结果图包含仿真模块输入和输出的电平关系。


创建仿真源代码




Vivado工程1

16










```
gates_sim.v
gates2.v
                          × Untitled 1
C:/vivado2/gates2/gates2.srcs/sim_1/new/gates_sim.v
     timescale 1ns / 1ps
2 (+)
22
23 🖨
         module gates_sim();
             reg x, y;
24
                                                  `timescale 1ns / 1ps
25
             wire [5:0] z:
             gates2 G2(. a(x), . b(y), . f(z)):
26
             initial begin
27 🖯
                                                 module gates sim();
              x = 0:
28
                                                    reg x,y;
29
              y = 0:
                                                    wire [5:0] z;
               #10:
                                                    gates2 G2(.a(x), .b(y), .f(z));
              end
                                                    initial begin
              always begin
               #10 x = 0:
                                                     x = 0;
               #20 v = 0:
                                                     y = 0;
               #10 x = 1:
                                                     #10;
               #20 v = 1:
36
                                                    end
37 🖨
             end
                                                    always begin
38 🖨
          endmodule
                                                     #10 x = 0;
39
                                                     #20 y = 0;
40
              gates 2G(x, y, z);
41
                                                     #10 x = 1;
42
                                                     #20 y = 1;
43
                                                    end
44
                                                 endmodule
45
46
47
```

进行仿真

Simulation/Run Simulation/Run Behavioral Simulation:对仿真目录下的顶层模块进行仿真。




创建另一个仿真源程序,要设置为顶层模块



```
gates2.v
           x gates sim.v
                                gates_sim2.v *
                                                  x Untitled 3
C://ivado2/gates2/gates2.srcs/sim_1/new/gates_sim2.v
                       X 🔳 N X // N Ω Ω
            timescale 1ns / 1ps
1 !
2 🕀
21
22 🗇
           module gates_sim2();
23
               reg x, y;
              wire [5:0] z:
24
               gates2 G2(x, y, z);
25
              initial begin
26 E
27
                 x = 0:
                                                  `timescale 1ns / 1ps
28
                 y = 0:
                end
29
                                                  module gates sim2();
                always #10 \{x, y\} = \{x, y\} + 1:
30
                                                    reg x,y;
           endmodule
31 🖨
                                                    wire [5:0] z;
32
                                                    gates 2G(x, y, z);
33
                                                    initial begin
34
                                                     x = 0;
35
                                                     y = 0;
36
                                                     end
                                                     always #10 \{x,y\} = \{x,y\} + 1;
                                                  endmodule
```


仿真: Simulation/Run Simulation/Run Behavioral Simulation




综合(Synthesis)

综合是一个类似编译的过程,把RTL级别的设计描述转化成门级和触发器等基本逻辑单元的互连关系,Vivado会把顶层模块转换成所用FPGA芯片的设计描述。

- (1) SYNTHESIS/Run Synthesis
- (2) Open Synthesized Design/Schematic



综合时间较长,可以在菜单中选择Window/ Design Runs可查看综合进度



实现(Implementation)


实现把综合后得到芯片内部器件之间的虚拟连接进行实际的布局布线,得到一个具体的设计。





约束(Constraint)

约束用于把模块的输入输出参数映射到FPGA芯片引脚。


创建约束文件










FPGA芯片 xc7a35tcpg236-1的引脚









set property IOSTANDARD LVCMOS33 [get_ports f[4]] set property PACKAGE PIN U15 [get ports f[5]] set property IOSTANDARD LVCMOS33 [get_ports f[5]] 30


set property IOSTANDARD LVCMOS33 [get_ports f[0]]

set property IOSTANDARD LVCMOS33 [get ports f[1]] set property PACKAGE PIN U19 [get ports f[2]] set property IOSTANDARD LVCMOS33 [get_ports f[2]] set property PACKAGE PIN V19 [get ports f[3]] set property IOSTANDARD LVCMOS33 [get_ports f[3]] set_property PACKAGE_PIN W18 [get_ports f[4]]

set property PACKAGE PIN E19 [get ports f[1]]


生成BitStream文件

为了把实现的设计下载到实验板上,需要把最近实现的内容转换为二进制文件(.bit)。




下载(Download)


把BitStream文件下载到实验板。



- (1) 连接设备:Open Target/Auto Connect 可以同时连接多个设备。
- (2) 选择要下载的设备: Program Device/xc7a35t_0
- (3) 选择要下载的BitStream文件,然后下载。




添加另一个设计源代码



由于gates2_top.v调用了gates2.v,它自然成为了Top模块。可以手动(下拉菜单/Set as Top)把任何一个模块,例如,gates2.v,设置为顶层模块。


增加一个约束文件gates2_2.xdc





生成BitStream会自动选择合用的约束属性,也可以把需要用的约束文件在下拉菜单Disable File。最后在综合、实现、下载之后得到正确的结果。


Vivado 1. 样1

34










查看FPGA芯片

先点击Implematation,然后用Window/Device查看FPGA内部器件图



放大后,可看到其中有些LUT已经被使用

