Lab III: Memory Access Interface

Group: CS3710

Members: Steen Sia, Stephan Stankovic, Jon Pilling, Jeremy Wu

Abstract:

The design of the memory access interface was not too complicated in comparison to the previous implementations of the ALU and Regfile. In the process of creating the memory, our team opted to utilize the template that verilog has already implemented for us. The template we decided to go with was the true dual port ram dual clock.

True Dual Port Ram Dual Clock

One of the changes we made from the template is tweaking the data width and address width from 8 and 6, to 16 and 10 respectively. Now having established our memory block size, we began to create a sequence of continuous assignments at every positive edge of the clock in order to test that memory is being written on to registers. Furthermore, we want to ensure that we can read from those registers as well. In reference to the website, "Modeling Memories and FSM...," we used the simply memory example where it reads from a text file. As shown below, the statement "\$readmemb("memory.txt", ram)", is a function that takes in the file to be read and the register that acts as a block of memory.

Current Version of True Dual Port RAM with Dual Clocks

Inside this our memory.txt file, we have written random binary values to be stored in the first couple addresses, and used a jump command (@ 0x64) to start storing values after address 100.

1100111111001111 10101010111001111 @64 0101101011001111 1111111111001111

Memory.txt file

Before moving on, the code above essentially takes in two enable signals, write enable A and write enable B. We have four different conditions in which the following can happen: both write enables are active, write enable A is active and B is inactive, write enable A is inactive and B is active, and neither enable signals are active. For the first condition, we check if both write enables are active. In this case, a check must be made where if the addresses to be written into A and B are the same, we simply choose to write into the address in A and ignore B. Otherwise, unique addresses are determined and we shall put values in the registers A and B respectively. Second, our condition takes in write enable A and puts the value into the A register upon the next positive edge. Third, it operates the same as the second condition, but write enable B is checked and value to be written is into the B register. Lastly, if no enable signals were given, we simply retain the previous values of registers A and B. The picture below confirms that values have been set to the appropriate registers. We see that the mif file has created 2 blocks of RAM which is $512 \times 2 = 1024$ words. In the text, we wanted to put values in the first couple of registers, jump at address 100 in hex and write a couple of values after that. We can see below that 0, 1, 100, and 101 have values written respectively.

```
nory.ram0_memory_e411fb78.hdl.mif
  begin signature
-- memory
-- end_signature
WIDTH=16;
DEPTH=1024;
ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;
CONTENT BEGIN
   1023 : XXXXXXXXXXXXXXXXX;
   1022 : XXXXXXXXXXXXXXXXX;
   1021 : XXXXXXXXXXXXXXXX;
   1019 : XXXXXXXXXXXXXXXX;
   1018 : XXXXXXXXXXXXXXXX;
         1017 :
   1016 : XXXXXXXXXXXXXXXXXX
   1014
         XXXXXXXXXXXXXXXX;
   1013 :
         XXXXXXXXXXXXXXXXXXXXXXXXXXXX
   1012 :
   1011 :
         XXXXXXXXXXXXXXXX;
   1010 :
         XXXXXXXXXXXXXXX;
   1009
         xxxxxxxxxxxx;
   1008 :
   1007:
         1005:
   1004 :
         XXXXXXXXXXXXXXXXXXXXXX
   1003
         XXXXXXXXXXXXXXX;
   1002
         1001
         XXXXXXXXXXXXXXXX;
         XXXXXXXXXXXXXXXXXXXXXXXXXXXX
   1000
   999:
         XXXXXXXXXXXXXXXXX
         997:
         XXXXXXXXXXXXXXXX
```

Memory.mif file creating 1024 words

Register 0 and 1 with values

```
101:
   0001000100010001;
100 :
   0001000100010001;
   99 :
98:
   97 :
   96:
   95:
   94:
   93
   92
   91
   90
   XXXXXXXXXXXXXXX;
```

Register 100 and 101 with values

Ultimately, our memory finite state machine emulates this procedure by covering all four cases mentioned above and displaying them into the hex 7-segment.

```
module memory_fsm(out0, out1, out2, out3, out4, out5);

reg clk, reset;

output wire [6:0] out0, out1, out2, out3, out4, out5;

reg we.a. we.b;

reg [15:0] data.a, data.b;

reg [2:0] state;

parameter resets = 3'b000;

parameter first = 3'b001;

parameter first = 3'b001;

parameter third = 3'b101;

parameter third = 3'b100;

memory m(

.clk(clk),

.we.a(we.a),
.we.a(we.a),
.we.a(we.a),
.data.b(data.b),
.data.a(data.a),
.data.b(data.b),
.data.a(data.a),
.data.b(data.b),
.data.a(data.a),
.data.b(data.b),
.data.b(
```

Memory FSM 1 (Inputs, Outputs, Registers)

```
always@ (posedge clk)
begin

state <= resets;
case(state)
resets:
    if (reset)
    state <= first;
end
first:
    if (reset)
    state <= resets;
else
begin
    state <= third;
end
third:
    if (reset)
        state <= resets;
else
begin
    state <= fourth;
end
fourth:
    if (reset)
    state <= resets;
else
begin
    state <= fourth;
end

default:
    state <= resets;
endcase
```

Memory FSM 3 (Progression of States)

Memory_FSM 2 (Each State Specification)

```
fourth:
    begin
        we_a = 1;
        we_b = 1;
        addr_a = 10 b00000_00000;
        addr_b = 10 b00000_00000;
        data_a = 16 b0000_0000_0000_0001;
        data_b = 16 b0000_0000_0000_1111;

    end

default:
    begin
        we_a = 0;
        we_b = 0;
        addr_a = 16 b0;
        addr_b = 16 b0;
        data_a = 16 b0;
        data_b = 16 b0;
    end

endcase
end

endcase
end

endcase
end

endcase
fiftho(q_a[11:8],out0);
hexTo7Seg firstO(q_a[11:8],out1);
hexTo7Seg fiftho(q_b[7:4],out4);
hexTo7Seg fiftho(q_b[7:4],out4);
hexTo7Seg sixtho(q_b[11:8],out5);
endmodule
```

Memory FSM 4(Cont. And HexTo7Seg