

1. Enter the maximum value of the count to run a 5-second timer with a 1 Hz clock.

The maximum value of the counter is 4 (100 in binary), since the frequency of the clock is 1 tick per second (1Hz). We count from 0 to 4 (takes 5 seconds in total).

2. State diagram of the state machine.





3. VHDL code of the state machine.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY P1 IS
     PORT (
          button, clk, rst : IN std logic;
          -- ???, TrainerClock, Switch
          r, y, g : OUT std_logic;
          -- LED2, LED1, LED0
          count out : OUT std logic vector(2 DOWNTO 0)
          -- LED7, LED6, LED5
     );
END P1;
-- NOTE: reset is low active!!! it was a typo
ARCHITECTURE behavior OF P1 IS
     SIGNAL q0 : std logic;
     SIGNAL q1 : std logic;
     SIGNAL button_e : std_logic;
     TYPE state IS (initial, green, yellow, red);
     SIGNAL current st, next st : state;
     SIGNAL enable : std logic;
     SIGNAL eoc : std logic;
     SIGNAL count : unsigned(2 DOWNTO 0);
BEGIN
     count out <= count(2) & count(1) & count(0);</pre>
     -- edge detector
```

```
button e \le q0 AND (NOT q1);
     PROCESS (clk, rst)
     BEGIN
          IF (rst = '0') THEN
               q0 <= '0';
               q1 <= '0';
          ELSIF (clk'EVENT AND clk = '1') THEN
               q0 <= button;
               q1 \ll q0;
          END IF;
     END PROCESS;
     -- FSM
     PROCESS (current st, button e, eoc) BEGIN
     next st <= current st; -- default case for when no</pre>
action is performed
     CASE current st IS
          WHEN initial =>
               IF (button e = '1') THEN
                     next st <= green; -- move to green</pre>
state
               END IF;
               r <= '0';
               y <= '0';
               g <= '1';
               enable <= '0';
          WHEN green =>
               IF (eoc = '1') THEN
                     next st <= yellow; -- move to yellow</pre>
state
               END IF;
               r <= '0';
               y <= '0';
               q <= '1';
               enable <= '1';
          WHEN yellow =>
                IF (eoc = '1') THEN
                    next st <= red; -- move to red state
               END IF;
               r <= '0';
               y <= '1';
               q <= '0';
               enable <= '1';
          WHEN red =>
               IF (eoc = '1') THEN
                     next st <= initial; -- return to</pre>
initial state
               END IF;
               r <= '1';
               y <= '0';
               q <= '0';
```

```
enable <= '1';
          END CASE;
     END PROCESS;
     -- triggers state changes each clock signal
     PROCESS (clk, rst)
     BEGIN
          IF (rst = '0') THEN
               current st <= initial;</pre>
          ELSIF (clk'EVENT AND clk = '1') THEN
               current st <= next st;</pre>
          END IF;
     END PROCESS;
     -- timer
     -- eoc <= count(2) and not count(1) and not count(0);
     eoc <= '1' WHEN count = "100" ELSE '0';
     PROCESS (clk, rst)
          BEGIN
               IF (rst = '0') THEN
                    count <= "000";
               ELSIF (clk'EVENT AND clk = '1') THEN
                    IF (enable = '0') THEN
                         count <= "000";
                    ELSIF (count = "100") THEN
                         count <= "000";
                    ELSE
                         count <= count + 1;</pre>
                    END IF;
               END IF;
          END PROCESS;
END behavior;
```