CS & IT ENGINEERING

Operating System

Process Synchronization

Lecture No. 5

By- Dr. Khaleel Khan Sir

- Lock Variable
- Strict Alternation
- Peterson Algorithm

Lock variable

```
int lock = 0;
void Process(int i)
{
  while(1)
  {
    a) Non_CS();        // P1
    b) while(lock != 0);
    c) lock = 1;
    d) <CS>
    e) lock = 0;
  }
}
```

integer lock = 0

Process(i):

a) Non_CS:

b) load R_i, #lock

c) Cmp R_i, #0

d) JNZ Step b

e) Store lock, #1

f) <CS>

g) Store lock, #0



t_1: P1 : a; b; c; d; Pre

t_2: P2 : a; b; c; d; e; f <CS> Pre

t_3: P1 : e; f; <CS>

< Mutual Exclusion is violated >



Bounded wait is Not Guaranteed

1. Lock variable does not guarantees M/E always;
2. Lock " guarantees Progress always;
3. Lock " fails to Satisfy Bounded wait

< Because a Process can enter CS multiple times Successively while other Processes are waiting for their turn to enter 'CS' >

4. Lock variable is a Busy waiting Solution leading to wastage of cpu-time/cycles (in the loop)

Q. 1

Several concurrent processes are attempting to share an I / O device. In an attempt to achieve Mutual Exclusion each process is given the following structure. (Busy is a shared Boolean Variable)

Lock-Variable

busy

```
<code unrelated to device use>
Repeat
until busy = false;
Busy = true;
<code to access shared >
Busy = false;
<code unrelated to device use>
```

Which of the following is (are) true of this approach?

I. It provides a reasonable solution to the problem of guaranteeing mutual exclusion.

II. It may consume substantial CPU time accessing the Busy variable.

III. It will fail to guarantee mutual exclusion.

A. I only B. II only C. III only D. I & II E. II & III

2) STRICT ALTERNATION

"Strictly on alternate basis, Processes takes turn to enter CS"

→ Busy-waiting
→ S/w Soln Impl @ u/m
→ 2-process Soln $\langle P_i | P_j \rangle$




```
int turn = rand(0,1);

void Process(0)
{
  while(1)
  {
    a) Non_CS();
    b) while(turn!=0);
    c) <CS>
    d) turn=1;
  }
}
```

```
void Process(1)
{
  while(1)
  {
    a) Non_CS();
    b) while(turn!=1);
    c) <CS>
    d) turn=0
  }
}
```



a) Always Guarantee M/E

b) Does not guarantee Progress

c) Always Guarantee Bounded wait

d) Busy-waiting <wastage of cpu_time>

Generalized Impl. of STRICT ALTERNATION

```
int turn = rand(i, j);
void Process(int i)
{
    int j = NOT(i);
    while (1)
    {
        a) Non-CS();
        b) while(turn != i );
        c) <cs>
        d) turn = j;
    }
}
```

Q.2 Consider the following two-process synchronization solution.

Process 0

```
Entry: loop while (turn == 1);
       (critical section)
Exit: turn = 1;
```

Process 1

```
Entry: loop while (turn == 0);
       (critical section)
Exit: turn = 0;
```

Strict Alternation

The shared variable turn is initialized to zero.

Which one of the following is TRUE? mcq

A. This is a correct two-process synchronization solution. ✗

B. This solution violates mutual exclusion requirement. ✗

C. This solution violates progress requirement. ✓

D. This solution violates bounded wait requirement. ✗

```
int turn = 1;

void Process(0)
{
  while (1)
  {
    a) Non_CS();
    b) while (turn == 1);
    c) <CS>
    d) turn = 1;
  }
}
```

```
void Process(1)
{
  while (1)
  {
    a) Non_CS();
    b) while (turn == 1);
    c) <CS>
    d) turn = 1;
  }
}
```

Q

Does this guarantee M/E ?

(Fail)

Can any Process enter CS now ?

"Deadlock"

```
int turn = rand(i,j)
void Process(int i)
{
    int j = NOT(i);
    while(1)
    {
        a) Non-CS();
        b) while(turn != i);
               turn = j;
        c) <CS>
        d) turn = j;
    }
}
```

H/W

(i) Does this Guarantee M/E ?

(ii) Progress ?

(iii) Bounded wait ?

3) PETERSON's SOLUTION/ALGO

- → Busy-waiting
- → Software Soln Impl @ u/m
- → 2-process Soln
- → (1. V + S. A)

```
#define N 2
#define TRUE 1
#define FALSE 0
int flag[N]={FALSE}
int turn;
```

```
void Process(int i)
{
    int j = NOT(i);
    while(1)
    {
        a) Non_CS();
        b) flag[i]=TRUE;
        c) turn=i;
        d) while(flag[j]==TRUE &&
                 turn==i);
        e) <CS>
        f) flag[i]=FALSE;
    }
}
```

F && X

Short-Circuit

RQ | P_0 | P_1 |

flag[0] = F T F T

flag[1] = F T

turn: 0 0 1

CPU: P_1

<cs>

t_1: P_0 $i=0; j=1$: a; b; c; Pre

t_2: P_1 $i=1; j=0$: a; b; c; d : Pre

t_3: P_0 $i=0; j=1$: d; e: <cs>; a; b; c; d

(i) Guarantee M/E always.

(ii) Guarantee Progress

(iii) " Bounded Wait


THANK YOU
GW
SOLDIERS !