


# CS & IT ENGINEERING

## DIGITAL LOGIC

### Combinational Circuit



Lecture No. 7



By- CHANDAN SIR



# TOPICS TO BE COVERED

01 DMux

02 Encoder

03 questons


05 Discussion



## DECODER, HA, FA

**DECODER** → Circuit which is use to convert Binary into any other code.


1.  $2 \times 4$  Decoder
2.  $3 \times 8$  Decoder
3.  $4 \times 16$  Decoder



# DECODER, HA, FA

## 2 x 4 DECODER

Step 1.



Step 2.

$I_1$	$I_0$	$y_3$	$y_2$	$y_1$	$y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

# DECODER, HA, FA

## 2 × 4 DECODER

Step 3.

Step 4. Minimization



Step 5. Hardware Implementation

$$y_0 = \bar{I}_1 \bar{I}_0$$


$$y_1 = \bar{I}_1 I_0$$

$$y_2 = I_1 \bar{I}_0$$

$$y_3 = I_1 I_0$$



Example :





A	B	f
0	0	0 ✓
0	1	1
1	0	1
1	1	1

LSB

POS

$$f = (A+B)$$

$$= \Pi M(0)$$


SOP

$$f = \Sigma m(1,2,3)$$

MSB

B

A



$\bar{A}\bar{B}$  0

$\bar{A}B$  1

$A\bar{B}$  2

$AB$  3

E

1

$$\overline{\bar{A}\bar{B}} = A+B$$

$$\overline{\bar{A}\bar{B}} \Rightarrow \Sigma m(1,2,3)$$

$$\Sigma m(0,2,3)$$


$$\Sigma m(0,1,3)$$

$$\Sigma m(0,1,2)$$

# DECODER, HA, FA

## 3 × 8 DECODER

Step 1.





# DECODER, HA, FA

## 3 × 8 DECODER

Step 2.

MSB			LSB MSB				LSB			
I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	y <sub>7</sub>	y <sub>6</sub>	y <sub>5</sub>	y <sub>4</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

## DECODER,

Step 3.  $y_0 = \bar{I}_2 \bar{I}_1 \bar{I}_0$

$$y_1 = \bar{I}_2 \bar{I}_1 I_0$$

$$y_2 = \bar{I}_2 I_1 \bar{I}_0$$

$$y_3 = \bar{I}_2 I_1 I_0$$


$$y_4 = I_2 \bar{I}_1 \bar{I}_0$$

$$y_5 = I_2 \bar{I}_1 I_0$$

$$y_6 = I_2 I_1 \bar{I}_0$$

$$y_7 = I_2 I_1 I_0$$

Step 4  
Step 5



Q

H.W  
4x16 Decoder



Q

$n$   
2x4 Decoder

$$\frac{8}{4} = 2 \checkmark$$

$$\frac{m}{n}$$

$m$   
3x8 Decoder  
↑ input    ↑ output

Q. 2x4 Decoder  
↑



$$\frac{16}{4} + \frac{4}{4}$$

$$4 + 1 = 5$$


Ans

4x16 Decoder  
↑

2x4  $\longrightarrow$  3x8 Decoder




$2 \times 4$  Decoder  $\xrightarrow{\frac{16}{4} + \frac{4}{4}}$   $4 \times 16$  Decoder





# DECODER, HA, FA

## DESIGN $3 \times 8$ DECODER BY USING $2 \times 4$ DECODER




$$\underline{3 \times 8 \text{ Decoder}} \xrightarrow[\textcircled{2} \text{ Avg}]{\frac{16}{8}} 4 \times 16 \text{ Decoder}$$

$$\underline{3 \times 8 \text{ Decoder}} \xrightarrow[\textcircled{9} \text{ Avg}]{\frac{64}{8} + \frac{8}{8}} 6 \times 64 \text{ decoder}$$

# DECODER, HA, FA

3x8 Decoder  $\longrightarrow$  6x64 Decoder





Q <sup>HW</sup> Design Binary to Decimal Decoder?

# Q.1

A logic circuit consist of two  $2 \times 4$  decoders as shown in the figure.  
The output of decoder are as follow:


$D_0 = 1$  when  $A_0 = 0, A_1 = 0$

$D_1 = 1$  when  $A_0 = 1, A_1 = 0$

$D_2 = 1$  when  $A_0 = 0, A_1 = 1$

$D_3 = 1$  when  $A_0 = 1, A_1 = 1$

The value of  $f(x, y, z)$  is



**A** 0


**B**  $z$

$y$ $A_1$	$x$ $A_0$	$y$
0	0	$D_0 = 1$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

**C**  $\bar{z}$

**D** 1

$A=0 \ B=0 \ D_0=1$   
 $A=1 \ B=0 \ D_2=1$   
 $A=0 \ B=1 \ D_3=1$   
 $A=1 \ B=1 \ D_1=1$






Q.2


$$\Sigma m(4, 6)$$

$$\Pi M(0, 1, 2, 3, 5, 7)$$

The Boolean expression  $f(a, b, c)$  in its canonical form for the decoder circuit shown below is

- A  $\Pi M(4, 6)$
- B  $\Sigma m(0, 1, 2, 3, 5, 7)$
- ☒ C  $\Sigma m(4, 6)$
- D  $\Pi M(0, 1, 2, 3, 5)$





$$f = \bar{C} \cdot \sum m(3,4,6,7)$$

$$= \bar{C} \cdot [\bar{A}BC + A\bar{B}\bar{C} + AB\bar{C} + ABC]$$

$$= \bar{A}BC \cdot \bar{C} + A\bar{B}\bar{C} \cdot \bar{C} + AB\bar{C} \cdot \bar{C} + ABC \cdot \bar{C}$$

$$= A\bar{B}\bar{C} + AB\bar{C}$$


$$= \sum m(4,6)$$



## Q.2

A logic function 'f' is implemented by the circuit shown in the figure below. The circuit consists of one 2×4 decoder, two 2×1 multiplexers and a two input or gate connected in cascade. Then the function f is equal to.

- A**  $A \oplus B$
- B**  $A \oplus B \oplus C$
- C**  $B \odot C$
- D**  $A \odot B$





$$f = \bar{A}\bar{B}\bar{C} + AB\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$= \sum m(0, 3, 4, 7)$$

		$BC \rightarrow$			
		00	01	11	10
$A \downarrow$	0	1		1	
	1	1		1	

$$\bar{B}\bar{C} + B\bar{C} = B \odot C$$


Ans.

Q.3

t.me/CJSIR

What is the Boolean expression for the output f of the combinational logic circuit of NOR gates given below?

- ☒ A  $\overline{Q + R}$
- ☐ B  $\overline{P + Q}$
- ☐ C  $\overline{P + R}$
- ☐ D  $\overline{P + Q + R}$



$$f = [\bar{P}\bar{Q} + \bar{Q}\bar{R}] \cdot [\bar{P}\bar{R} + \bar{Q}\bar{R}]$$

$$= \bar{P}\bar{Q}\bar{R} + \bar{P}\bar{Q}\bar{R} + \bar{P}\bar{Q}\bar{R} + \bar{Q}\bar{R}$$

$$= \bar{P}\bar{Q}\bar{R} + \bar{Q}\bar{R}$$

$$= \bar{Q}\bar{R} [1 + \bar{P}]$$

$$= \bar{Q}\bar{R}$$

$$= \overline{Q+R}$$


option (A)



Q.4

The combinational circuit given below implements which of the following

- ☐ A NOR gate
- ☐ B XOR gate
- ☒ C NAND gate
- ☐ D None of these



OUTPUT


$$\begin{aligned} &= \overline{BC} \cdot \overline{BC} + \overline{A} BC \\ &= \overline{BC} + \overline{A} BC \\ &= \overline{BC} + \overline{A} BC \\ &= (\overline{BC} + \overline{A}) (BC + BC) \\ &= \overline{BC} + \overline{A} \\ &= \overline{BCA} \end{aligned}$$

$BC = x$

Q.5


The combinational logic circuit shown in the given figure has an output Q which is

- A  $ABC$
- ☒ B  $A + B + C$
- C  $A \oplus B \oplus C$
- D  $A.B + C$





Q



Max = 6ns

Case 1  $T=0$

$$T = T_{AND} + T_{MUX2}$$

$$T = 2 + 1 = 3ns$$

Case(2)  $T=1$


$$T = T_{AND_2} + T_{MUX} + T_{AND} + T_{MUX}$$

$$= 2 + 1 + 2 + 1$$

$$= 6ns$$



Q



Case 1)  $T=0$

$$\begin{aligned}
 T &= T_{xor} + T_{mux} + T_{AND} + T_{MUX} \\
 &= 4 + 1 + 2 + 1 \\
 &= \underline{\underline{8ns}}
 \end{aligned}$$

Case 2)  $T=1$

$$\begin{aligned}
 T &= T_{AND} + T_{MUX} \\
 T &= 2 + 1 = 3ns
 \end{aligned}$$

Thank you

**GW**  
*Soldiers!*

