CS & IT



ENGINEERING

DIGITAL LOGIC

Sequential Circuit

Lecture No. 05



By- CHANDAN SIR




TOPICS TO BE COVERED 01 Registers, Basic of Counters

02 PRACTICE

03 DISCUSSION

SHIFT REGISTER





SHIFT REGISTER

Pw

- Registers are used to store group of bits
- 2. To store "n" bits minimum "n" Flip Flips are required
- Generally D Flip Flops are used to Design Register


SHIFT REGISTER


Pw

- 1. Serial input serial output shift register [5150]
- 2. Serial input parallel output shift register [51 P0]
- 3. Parallel input serial output shift register [P1507
- 4. Parallel input parallel output shift register [PIPO]

SERIAL INPUT SERIAL OUTPUT (SISO) SHIFT REGISTER 3 bits







Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	Q_{B}	Qc
0	101	0	0/	0
1		71	30	>0
2		10	11	0
3		1	0	1



Ly To store "n" bits in "n' bit siso minimum 'n' chocks are required.


To Retrive 'n' bils from n' bit s250 minimum 'n-1" clocks are required

It is slowest shift Register among all the shift Register.

SERIAL INPUT PARALLEL OUTPUT (SIPO) SHIFT REGISTER







Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	Q_B	Qc
0				
1				
2				
3				




To store 'n' bit in 'n' bit sipo minimum 'n' clocks are required.

To Retrive 'h' bits from 'n' bit sipo no clock required.



3) PISO SHIFT REGISTER









To store 'n' bits in 'n' PISO only one clock is required.

To Retrive 'n' bits from 'n' bit PISO minimum (n-1) clocks
ore required.



PARALLEL INPUT PARALLEL OUTPUT (PIPO) SHIFT REGISTER





Clock	Input	Q_A	Q_B	Qc
0				
1				
2	3			
3				



Listo store 'n' bit in 'n' bit PIPO only one clock is required.

- There is no clock requirement in PIPO to retrive 'n bits

L) fastest shift Register among all the shift Register.




	Store	Retrive	Total	
5150	h	h-1	2h-1	- Slowes-
SIPO	n	0	h	
P150	1	h-1	h	
PIPO	1	0	ļ -	7 fastat

Q.



Write the state of the Register given below? (Assume initially all flips

flops are reset)



Clock	Q_3	Q_2	Q_1	Q_0	
0	0	0	0	0	
(1	1	0	30	0	
2	0	1	00	0	
3	0/	0	1	0	
4	0/	70	0	~ 1	
5	1	70	0	0	
6	0	1	0	0	
7	0	0	1	0	
8	0	C	O	j -	
9					



What is output after 50th clock?

9 5 1 — 1000 1


10 6 2 —
$$0100$$
 2

11 7 3 — 0010 3


12 8 4 — 0001 0

50 R= 3

Ang: 0100




After 137th clock the output will be?



Clock	Q _s	Q ₃	Q	Qp
0	0	1	Q ₂	E
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				



After 97th clock the output will be?



Clock	\mathbf{Q}_3	Q_2	Q ₁	Q_0
0				
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				





THANKYOU

DOSTO