CS & IT



ENGINEERING



Combinational Circuit

Lecture No. 3



By-CHANDAN SIR




TOPICS TO
BE
COVERED

01 MULTIPLEXER

02 QUESTION PRACTICE

03 DISCUSSION






TypE 1. Alesigning of higher order MUX by using Lower order MUX

$$\frac{4}{2} + \frac{3}{3}$$

$$\frac{4}{3} + \frac{3}{3}$$

$$\frac{4}{3} + 1 = 3$$

$$\frac{4}{3} + 1 = 3$$



3
$$2XIMUX$$
 $\frac{\frac{16}{2} + \frac{8}{2} + \frac{4}{2} + \frac{2}{2}}{8 + 4 + 2 + 1 = 15}$ $\frac{16XIMUX}{8}$

$$4$$
 $2XI - (2^n-1)$ yy $2^n X L M UX$

4X1 MUX Q= 4+1=(5) Au-ICX I MUX 2 selectline > Selectline=4 150

$$\frac{64}{4} + \frac{16}{4} + \frac{4}{4}$$

$$64 \times 1 \text{ MUX} \xrightarrow{64} 64 \times 1 \text{ MUX}$$


$$16 + 4 + 1 = 21$$

$$\frac{Q}{2} = 4 \times 1 \quad \text{Mux} \qquad \frac{8}{4} + \frac{2}{4}$$

$$\frac{3}{2 + 1 = 3} \quad \text{SX1 Mux}$$


$$\frac{3}{3} \text{ Select line}$$

Method 1.





select line=2

Method a.












select variable = one





Select line = a Select Variable = a



Selectline SelectVariable=1

$$\frac{32}{4} + \frac{8}{4} + \frac{2}{4}$$

$$32 \times 1 \text{ MUX}$$


$$8 + 2 + 1 = 11$$


$$\frac{67}{8} + \frac{8}{8}$$

8X1 MUX $\frac{67}{8} + \frac{8}{8}$ 64X1 MUX

$$\frac{256+16}{16+1-17} = \frac{256\times1000}{16+1-17}$$


Type(2) Mux As a universal Logic






Type-2 MUX as a Universal Logic


Not GATE





2. AND GATE









3. OR GATE












4. NAND GATE






5. NOR GATE












6. X-OR GATE






Pw

X-NOR GATE





FROTE :- To Design NOT, AND, OR L mux required To Begign NAND, IXOR, X-OR, X-NOR Two 2X'L MUX required. Q Reign all Logic CRATE by 4X1 MUX?



Thankyou

Seldiers!

