

CS & IT ENGINEERING

DIGITAL LOGIC

Combinational Circuit



Lecture No. 10



By- CHANDAN SIR



TOPICS TO BE COVERED

01 HS

02 FS


03 SERIAL ADDER

04 PARALLEL ADDER

PARALLEL ADDER, LACA



PARALLEL ADDER [Ripple Carry Adder] $\therefore \rightarrow$



n bit Parallel adder

- ① $(n-1)FA + 1HA$
- ② $n-FA$
- ③ $(2n-1)HA + (n-1)OR$

Delay

★

$$T = (n-1)T_{carry} + \text{Max}\{T_{sum}, T_{carry}\}$$



PARALLEL ADDER, LACA


PARALLEL ADDER [4 bit]

$$T_{XOR} = 2 \text{ second}$$

$$T_{AND} = T_{OR} = 1 \text{ second}$$



$t=0$



$$T = (n-1) \{ T_{AND} + T_{OR} \} + \text{Max} \{ T_{sum}, T_{carry} \}$$

$$T = (4-1) \{ 1+1 \} + \text{Max} \{ 4, 4 \}$$

$$T = 3 \times 2 + 4$$

$$= \underline{10 \mu s}$$

PARALLEL ADDER, LACA





Q.3

$$T_{\text{sum}} = 15 \text{ ns}$$

$$T_{\text{carry}} = 12 \text{ ns}$$

$$n = 16$$

A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be ____.



$$\begin{aligned} T &= (n-1)T_{\text{carry}} + \text{Max} \{ T_{\text{sum}}, T_{\text{carry}} \} \\ &= (16-1) \times 12 \text{ ns} + \text{Max} \{ 15 \checkmark \text{ ns}, 12 \text{ ns} \} \\ &= 15 \times 12 + 15 \\ &= \underline{\underline{195 \text{ ns}}} \end{aligned}$$

PARALLEL ADDER, LACA



Q.4

A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is,




Figure-I




Figure-II

$$T_{XOR} = 2.4 \mu s$$

$$T_{AND} = T_{OR} = 1.2 \mu s.$$

$$n = 4$$

$$T = (n-1)\{T_{AND} + T_{OR}\} + \text{Max}\{T_{sum}, T_{carry}\}$$

$$= 3 \times \{1.2 + 1.2\} + 2 \times 2.4$$

$$= 3 \times 2.4 + 4.8$$

$$= \underline{\underline{12 \mu s}}$$


$$T_{sum} = 2 T_{XOR}$$

$$T_{carry} = T_{XOR} + T_{AND} + T_{OR}$$

PARALLEL ADDER, LACA

LOOK AHEAD CARRY ADDER [LACA]

fastest Adder among all the adder



$P_i \rightarrow$ carry propagating term
 $G_i \rightarrow$ carry generating term

✓ $P_i = A_i \oplus B_i$

$P_0 = A_0 \oplus B_0$

$P_1 = A_1 \oplus B_1$

$P_2 = A_2 \oplus B_2$

✓ $S_i = P_i \oplus C_i$

$S_0 = P_0 \oplus C_0$

$S_1 = P_1 \oplus C_1$

$S_2 = P_2 \oplus C_2$

$C_2 = G_1 + P_1 C_1$

$C_2 = G_1 + P_1 [G_0 + P_0 C_0]$

$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$

✓ $G_i = A_i B_i$



$G_0 = A_0 B_0$

$G_1 = A_1 B_1$

$G_2 = A_2 B_2$

$C_{i+1} = G_i + P_i C_i$


$C_1 = G_0 + P_0 C_0$




$$C_3 = G_2 + P_2 C_2$$

$$C_3 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0]$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$





CARRY BLOCK will be always two Level implementation.

Delay for carry Block
2T

For entire circuit
4T

'n' bit LACA

For Carry Block

$$\text{No. of AND GATE} = \frac{n(n+1)}{2}$$

$$\text{No. of OR GATE} = n$$


Multiplier :->



2bit

$A \rightarrow A_1 A_0$

$B \rightarrow B_1 B_0$

$A \times B$





H.W

Design

$$A = A_2 A_1 A_0$$

$$\times \underline{B = B_1 B_0}$$

Q Design a circuit in which 4 inputs A, B, C, D are there.

if in decimal $AB = x$ and $CD = y$ Then if $x \cdot y \leq 3$ Then o/p will be high otherwise Low.

$$x \cdot y \leq 0$$

A	B	C	D	x.y	z
0	0	0	0	0	1
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	1	1
0	1	1	0	2	1
0	1	1	1	3	1
1	0	0	0	0	1
1	0	0	1	2	1
1	0	1	0	4	0
1	0	1	1	6	0
1	1	0	0	0	1
1	1	0	1	3	1
1	1	1	0	6	0
1	1	1	1	9	0

AB \ CD

	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1		
10	1	1		

$$\overline{A+C}$$

combinational circuit { static circuit }

✓ Comparator

$$(A > B) \Rightarrow A_1 \bar{B}_1 + (A_1 + \bar{B}_1) A_0 \bar{B}_0 \rightarrow \text{minimized}$$

$$✓ A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0 \rightarrow \text{semiminimized}$$

MUX, DE-MUX ✓

Encoder, Decoder ✓

HA

$$S = A \oplus B$$

$$C_{\text{arry}} = AB$$

(5)

FA

$$\text{Sum} = A \oplus B \oplus C$$

$$\begin{aligned} \text{Carry} &= \sum m(3, 5, 6, 7) \\ &= (A \oplus B)C + AB \\ &= AB + AC + BC \end{aligned}$$

(9)

H.S

$$\text{Diff} = A \oplus B$$

$$\text{Carry} = \bar{A}B$$

(5)

F.S

$$\text{Diff} = A \oplus B \oplus C$$

$$\begin{aligned} \text{Carry} &= \sum m(1, 2, 3, 7) \\ &= \bar{A}B + (\overline{A \oplus B})C \\ &= \bar{A}B + \bar{A}C + BC \end{aligned}$$

(9)

Serial adder

nt

Parallel add ✓

$$T = (n-1)T_{\text{carry}} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\}$$

$$T = (n-1)\{T_{\text{AND}} + T_{\text{OR}}\} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\}$$

LACA

$$\underline{\text{Total Delay}} = 4T$$

$$\text{Carry Block} = 2T$$

Carry Block

$$\text{AND} = \frac{n(n+1)}{2}$$

$$\text{OR} = n$$

Thank you

GW
Soldiers !

