CPE 233: RAT assignment 5, MCU

Prof. Bridget Benson

Stan Carpenco, Luis Gomez

BBD





Figure 1: RAT MCU Black Box Diagram



Behavior

In this assignment, we built the Micro-Controller (MCU), Control-Unit (CU), and Flags modules in System Verilog. The MCU was assembled using the CU, Flags, PC, Prog Rom, Reg File, SCR, and ALU modules from previous Rat assignments.


Micro-Controller (MCU): The MCU is a sequential circuit that serves as an interface between the many modules of the RAT computer and the outside world, via the RAT Assembly language. Between the many modules are a variety of combinatorial circuits, namely Muxes, which use incoming flag signals from the CU to control inputs to various modules.


Control-Unit (CU): The CU is an FSM whose behavior is determined by its state (INIT, FETCH, or EXEC) and the input values generated by the binary op-codes of Assembly instructions. Using the 5 MSBs and 2 LSBs of an instruction, the CU toggles a host of output Flag signals. These output flag signals ripple through the RAT computer modules, directing these modules to execute the instructions set out by the op-codes.

Flags: The Flags module is a sequential circuit whose inputs are a series of flags from the CU and ALU modules. The Flags module is comprised of four registers: C, SHAD C, Z, and SHAD Z. The inputs to the Flags module control the 4 registers and ultimately determine the outputs C_FLAG and Z_FLAG.

Structural Design


MCU





Flags

Note, that our flags structural design does not include the four registers. This resulted from the System Verilog code we created for the Registers. Our Register code defines Muxes of variable size such that Vivado cannot generate an elaborated design, presumably because the code describes a module of indefinite size. (See Source, pg 11).




Verification


To verify the behavior of the MCU, we simulated the following assembly code via a System Verilog test bench. The test bench System Verilog code can be found on the last few pages of the report, under Source (**pg 12**).

The entire waveform can be found on the following page. For clarity, we colored input signals a light blue and output signals, orange. The internal clock signal is yellow and the present state of the MCU is labeled in pink.

Waveform Upper Half



Waveform Lower Half



Source Code

MCU (2 pages)

```
`timescale 1ns / 1ps
module RAT MCU(
   input clk,
    input INT,
    input RESET,
    input [7:0] IN PORT,
    output logic [7:0] OUT PORT,
    output logic [7:0] PORT ID,
    output logic IO_STROBE
    );
    logic [9:0] tFromPc;
    logic [17:0] tRom2Reg;
    logic [7:0] tIN, t2ALU, t2ALUMUX, tRESULT, t8,
        tFROMMUX, t11;
    logic [9:0] t6, t10;
    logic c, z;
    logic I SEL, I CLR, PC LD, PC INC, ALU OPY SEL,
        tRF WR, SP LD, SP INCR, SP DECR;
    logic SCR WE, SCR DATA SEL, FLG C SET, FLG C CLR,
        FLG C LD, FLG Z LD, FLG LD SEL;
    logic FLG SHAD LD, RST;
    logic [1:0] PC MUX SEL, RF WR SEL, SCR ADDR SEL;
    logic [3:0] ALU SEL; logic C FLAG, Z FLAG;
    PC PC( .clk(clk), .FROM IMMED(tRom2Reg[12:3]),
            .FROM STACK(t6), .PC MUX SEL(PC MUX SEL),
            .PC LD(PC LD), .PC INC(PC INC), .RST(RST),
            .PC COUNT(tFromPc));
    ProgRom ProgRom (
                       .PROG CLK(clk), .PROG ADDR(tFromPc),
                        .PROG IR(tRom2Reg));
    PC REGISTER PC REG (.clk(clk), .DIN(tIN), .RF WR(tRF WR),
            .ADRX( tRom2Reg[12:8]), .ADRY(tRom2Reg[7:3]),
                    .DX OUT(t2ALU), .DY OUT(t2ALUMUX));
    ALU ALU(.CIN(C_FLAG), .SEL(ALU_SEL),
            .A(t2ALU), .B(tFROMMUX),
            .RESULT(tRESULT), .C(c), .Z(z));
    ControlUnit PC FSM (.clk(clk), .C(C FLAG), .Z(Z FLAG),
                        .RESET(RESET), .OPCODE HI 5(tRom2Reg[17:13]),
                         .OPCODE LOW 2(tRom2Reg[1:0]), .I SET(I SEL),
                        .I CLR(I CLR), .PC LD(PC LD), .PC INC(PC INC),
                        .ALU OPY SEL(ALU OPY SEL), .RF WR(tRF WR),
                        .SP LD(SP LD), .SP INCR(SP INCR), .SP DECR(SP DECR),
                        .SCR WE(SCR WE), .SCR DATA SEL(SCR DATA SEL),
                         .FLG C SET(FLG C SET), .FLG_C_CLR(FLG_C_CLR),
                         .FLG C LD(FLG C LD), .FLG Z LD(FLG Z LD),
                         .FLG LD SEL(FLG LD SEL), .FLG SHAD LD(FLG SHAD LD),
                        .RST(RST), .IO_STROBE(IO STROBE),
                        .PC MUX SEL(PC MUX SEL), .RF WR SEL(RF WR SEL),
                        .SCR ADDR SEL(SCR ADDR SEL), .ALU SEL(ALU SEL) );
                        //Lacking INT assign PORT ID = t2[7:0];
```

```
Reg4Flags zflag ( .clk(clk), .in(z), .SET(0),
                    .LD(FLG_Z_LD), .CLR(0), .out(Z_FLAG));
Reg4Flags cflag ( .clk(clk), .in(c), .SET(FLG C SET),
                    .LD(FLG C LD), .CLR(FLG C CLR), .out(C FLAG));
//Muxes
mux2bits #8 REG FILE MUX (.zero(tRESULT), .one(t6[7:0]), .two(t8),
                          .three(IN_PORT), .sel(RF_WR_SEL), .muxout(tIN));
mux2bits #8 ALU_MUX ( .zero(t2ALU), .one(t2ALUMUX[7:0]),
                        .sel({1'b0, ALU_OPY_SEL}), .muxout(tFROMMUX));
mux2bits #10 SCR DATA IN MUX ( .zero(t2ALU), .one(tFromPc),
                                .sel(SCR DATA SEL), .muxout(t10));
mux2bits #8 SCR ADDR MUX ( .zero(t2ALUMUX), .one(tRom2Reg[7:0]),
                            .two(t8), .three(-t8), .sel(SCR ADDR SEL),
                            .muxout(t11));
assign PORT_ID = t2ALU[7:0];
assign OUT PORT = t2ALU;
endmodule
```

CU (3 pages)

```
`timescale 1ns / 1ps
module ControlUnit(
input C, Z, INT, RESET, clk,
input [4:0] OPCODE HI 5,
input [1:0] OPCODE LOW 2,
output logic OI STRB, RST,
output logic I SET, I CLR,
output logic PC LD, PC INC,
output logic [1:0] PC MUX SEL,
output logic ALU OPY SEL,
output logic [3:0] ALU SEL,
output logic RF WR,
output logic [1:0] RF WR SEL,
output logic SP LD, SP INCR, SP DECR,
output logic SCR WE, SCR DATA SEL,
output logic [1:0] SCR ADDR SEL,
output logic FLG C SET, FLG C CLR, FLG C LD, FLG Z SET, FLG Z CLR,
FLG Z LD, FLG LD SEL, FLG SHAD LD,
output logic IO STROBE,
output logic [7:0] OUT PORT, POT ID
);
logic [6:0] OP CODE;
assign OP CODE = {OPCODE HI 5 , OPCODE LOW 2};
typedef enum { ST WAIT, ST FETCH, ST EXEC} STATE;
STATE NS; STATE PS= ST WAIT;
 always_ff @ ( posedge clk)
begin
    if (RESET==1)
    PS <= ST WAIT;
    else
    PS \le NS;
end
```

```
always comb
begin
  I SET = 0;
    I CLR = 0;
    PC LD = 0;
    PC INC = 0;
    PC MUX SEL = 0;
    AL\overline{U} OP\overline{Y} SEL = 0;
    RF WR = 0;
    SP LD = 0;
    SP INCR = 0;
    SP DECR = 0;
    SCR WE = 0;
    ALU SEL=0;
    FLG_CSET = 0;
    FLG C CLR = 0;
    FLG C LD = 0;
    FLG Z LD = 0;
    FLG LD SEL = 0;
    FLG SHAD LD = 0;
    IO STROBE=0;
    RS\overline{T} = 0;
case (PS)
    ST WAIT:
             begin
             RST = 1;
             NS= ST FETCH;
             end
   ST_FETCH:
             begin
             PC INC=1;
             NS= ST EXEC;
                  end
```

```
ST EXEC:
            begin
            case (OP CODE)
           //In
                 7'b1100100, 7'b1100101, 7'b1100110, 7'b1100111:
                 begin
                    RF WR =1; RF WR SEL = 3;
                 end
          // Mov Reg-Imed
                 7'b0001001:
                 // 7'b1101100, 7'b1101101, 7'b1101110, 7'b1101111:
                 begin
                    RF WR=1; ALU SEL= 4'b1110; RF WR SEL=0;
//ALU OPY SEL=1;
                 end
            //Exor
                 7'b0000010:
                 begin
                    ALU SEL= 4'B0111; RF WR=1; FLG Z LD = 1;
FLG C CLR=1; RF WR SEL=0;
                 end
            // OUT
                 7'b1101000, 7'b1101001, 7'b1101010, 7'b1101011:
                 begin
                      IO STROBE=1; //RF WR=1;
                 end
           //BRN
                7'B0010000:
                begin
                    PC LD=1; PC MUX SEL=0;
                end
          //default: RST = 1; //never gets here
          endcase
       NS = ST FETCH;
       end
       //default: NS = ST WAIT;
 endcase
 end
endmodule
```

Flags & Registers

```
module FLAGS (
    input CLK,
    input FLG C SET, c, z,
    input FLG C CLR,
    input FLG C LD,
    input FLG Z LD,
    input FLG LD SEL,
    input FLG SHAD LD,
    output logic C FLAG,
    output logic Z FLAG
    );
    always ff@ (posedge CLK)
    begin
    if (FLG C CLR == 1)
    C FLAG <= 0;
    else if (FLG_C_SET == 1)
    C FLAG <= 1;
    else if (FLG C LD == 1)
    C FLAG = C \overline{FLAG};
    end
endmodule
module Reg4Flags #(parameter WIDTH = 1)(
input clk,
input [WIDTH -1:0] in,
input SET, LD, CLR,
output logic [WIDTH - 1:0] out);
always ff @ (posedge clk)
begin
  if (CLR) out = 0;
   else if (LD) out = in;
   else if (SET) out = 1;
    end
endmodule
```

Testbench

```
`timescale 1ns / 1ps
module RAT MCU tb(
    );
            logic [7:0] IN PORT;
            logic INT;
            logic RESET;
            logic clk;
            logic [7:0] OUT PORT;
            logic [7:0] PORT ID;
            logic IO STROBE;
           RAT_MCU RAT_MCU_INST (.*);
              always
              begin
               clk = 0; #5;
               clk = 1; #5;
               end
                  initial
                 begin
                      INT= 0;
                      RESET = 0; IN PORT = 8'hff;
                      #120;
                  end
          endmodule
```