CPE 233: Software assignment 3

Prof. Bridget Benson

Luis Gomez, Jared Rocha


## Behavior


In this assignment, we wrote two Assembly programs using the RAT simulator.

**Program 1**: A multiplier program that reads a single 8-bit value (port 0x9A), and outputs the product of A x B (port 0x42); where A is composed of the 4 most significant bits and B by the 4 least significant bits. Value B is generated by applying a mask to the 8-bit input to isolate the needed bits. Value A is generated by right-shifting the 8-bit value four times, clearing the carry with each iteration. When A & B are isolated, we check for zero and if not zero, we computer the product by adding A to a running total B times. The resulting product it output.

**Program 2:** A ½ second delay generator. This program reads a single 8-bit value (port 0x9A), generates a ½ second delay, and then outputs the value (port 0x42). The ½ second delay is generated through 3 sets of nested loops, details of which can be found in the verification section and in source code header.

## Flowchart





# Verification

**Program 1 Verification** 

Input	Α	В	Expected Output	Output
0x0A	0	Α	0 x 10 = 0	0x00
0xF0	F	0	15 x 0 = 0	0x00
0xFF	F	F	15 x 15 = 225	0xE1
0x44	4	4	4 x 4 = 16	0x10
0xC1	С	1	12 x 1 = 12	0x0C

#### **Program 2 Verification**

```
Let T = 40 ns, such that:
```

```
T * (2 + [1 + 255(255 * (94 * 2) + 255 * 3) + 255 * 3] + [1 + 255(154 * 2) + 255 * 3] + [1 + 75 * 2]) = .5 s
```

## Source Code

#### PROGRAM 1: Multiplier

```
; Registers Used:
     R0- counter variable
     R2- input value, lower half of input (multiplier B)
;
     R3- upper half of input, (multiplicand A)
     R4- product (A * B)
;
; This program multiplies A ^{\star} B, via iterations of addition
.EQU IN PORT = 0 \times 9 A
.EQU OUT PORT = 0x42
.EQU SIZE = 4
.CSEG
.ORG 0x01
                                  ; SET-UP
                MOV R0, SIZE ; initialize counter MOV R4, 0x00 ; initialize product
     start:
                 IN R2, IN PORT ; Read input value
                 MOV R3, R2
     upper:
                 CLC
                                 ; ISOLATE A LOOP
                 LSR R3
                 SUB RO, 1
                                 ; counter--
                 BRNE upper
                                 ; END LOOP if R0 == 0
                 CMP R4, R3
                                 ; if A == 0, output 0
                 BREQ end
                 AND R2, 0 \times 0 F ; ISOLATE B CMP R4, R2 ; if B == 0, output 0
                 BREQ end
                 MOV RO, R2
                                 ; initialize multiplication counter
      mult:
                 ADD R4, R3
                                 ; MULT LOOP
                 SUB R0, 1
                                 ; counter--
                 BRNE mult
                                 ; END LOOP if R0 == 0
        end:
                 OUT R4, OUT PORT
```

### PROGRAM 2: 1/2 Second delay

```
; Program which reads in a value, and generates a delay of .5 seconds, then
outputs value
; Given that each instruction \sim 40 ns, RAT MCU \sim 25MHZ. Let T = 40ns, such that:
     T*{2+
;
     [1+ 255(255*(94*2)+255* 3)+255*3]
                                                    (loop1(loop2(loop3)))
;
     [1+255(154*2)+255*3]
                                                         (loop4(loop5))
    [1+75(2)]
                                                         (loop6)
    = .5 secs
; Registers Used:
    R0- input value
;
    R1- count 1, count 4, count 6
;
    R2- count 2, count 5
;
    R3- count 3
.EQU IN PORT = 0 \times 9A
.EQU OUT PORT = 0x42
.EQU COUNT = 0xFF
.EQU COUNT 3 = 0x5E; 94
.EQU COUNT 5 = 0x9A ; 154
.EQU COUNT 6 = 0x4B ; 74
.CSEG
.ORG 0x01
               IN RO, IN PORT ; Start, read input
               MOV R1, COUNT
                                   ; DELAY STARTS
                                   ; START LOOP 1
               MOV R2, COUNT
     loop1:
     loop2:
               MOV R3, COUNT 3
                                   ; START LOOP 2
     loop3:
               SUB R3, 1
                                   ; START LOOP 3, count3--
               BRNE loop3
                                   ; END LOOP 3
               SUB R2, 1
                                   ; count2--
               BRNE loop2
                                   ; END LOOP 2
                                   ; count1--
               SUB R1, 1
               BRNE loop1
                                   ; END LOOP 1
               MOV R1, COUNT
     loop4:
               MOV R2, COUNT 5 ; START LOOP 4
     loop5:
               SUB R2, 1
                                   ; START LOOP 5, count5--
                                   ; END LOOP 5
               BRNE loop5
                                   ; count4--
               SUB R1, 1
               BRNE loop4
                                   ; END LOOP 4
               MOV R1, COUNT 6
               SUB R1, 1
                                   ; START LOOP ^, count6--
     loop6:
               BRNE loop6
                                    ; END LOOP 6
               MOV R1, COUNT
               MOV R1, COUNT
                                   ; DELAY ENDS
               OUT RO, OUT PORT
                                   ; end, output
```