Lab 6 Jared Rocha Luis Gomez

Exp 11: A Simple Data Latching and Display Circuit

**Summary:** We implemented the sseg\_dec.v module provided and created an a dflop with a button. So when the button was pressed the switch input would be latched into memory The input could only change if the button was pressed again to release the input being held by the latch.




Figure below is the BDD for exp 11


Figure below, Excitation Table for exp 11

Q	Qnext	D
0	0	0
0	1	1
1	0	0
1	1	1

**Verification:** Our verification process entailed extensive physical board tests as demonstrated in the video link below.

Video: <a href="https://youtu.be/nwjEh1qY0zE">https://youtu.be/nwjEh1qY0zE</a>

## Figure below is the Circuit Diagram of exp 11 provided by Vivado



## Code

```
22 🖨
23
     module sseg_dec( input [7:0] ALU_VAL,
24
                      input SIGN,
25
                      input VALID,
26
                      input CLK,
27
                      output [3:0] DISP EN,
28 🖨
                      output [7:0] SEGMENTS);
29
30
31 🖨 module expl1(
32
     input CLOCK,
33
     input [7:0] SWA,
     input btnC, // Q
35
     output [3:0] an,
36
     output [7:0] seg
37
         );
38
39
     reg [7:0] dFlopInput;
40
41
     sseg_dec display( dFlopInput, 0, 1, CLOCK, an, seg );
42
43 🖨
    always @ (posedge CLOCK)
44 🖯 begin
45 🖨
         if(btnC == 1'bl) // if button is pressed, SWA is latched to Flip Flop
46 🖨
             dFlopInput = SWA;
47 🖨 end
48
49 😑 endmodule
50
```

## **Questions:**

1. When you press the button, how many times is the data effectively "latched" in the associated D flip-flops? HINT: realize that the clock input from the development board operates at 100Mhz

100000000 times if button is pushed for 1 second. f(t)=t(100000000/seconds).

## 2. Knowing what you know about Verilog, do you think there is an easier approach to designing the set of eight flip-flops? Briefly speculate and explain.

Create an always block sensitive to button change with a series of if statement within the always block.

**Exp 12: T Flip-Flop Based Four-Bit Counter** 

**Summary:** In exp 12 we attempted to create a Finite State Machine made up by three modules: the T-flop, 4bit counter, and the provided sseg-module. For this exp we were able to create a T-Flop module integrating the sseg module, but we were not able to complete step 2 as our counter module did not work and requires more design.


**Characteristic Equation** for T-Flop: Qnext = T & EN

Q	Qnext	Т	EN
0	Q	0	Χ
0	~Q	0	1
1	~Q	1	1
1	Q	0	Χ

Figure below, K-Map for exp 12, generated using Excitable Table above

Q/T,EN	00	01	11	10
0	Q	Q	~Q	X
1	Q	Q	~Q	X

Figure below is the circuit diagram for our attempt of exp 12



**Verification:** We unfortunately struggled to successfully implement a real-time counter that would increment at a rate of 1-bit per second and that could display its change in value real-time. Our attempt at creating the module failed at Step 2, but we were able to integrate the sseg-module to visualize the results of our work. The module we did create implemented an internal counter variable that incremented while pressed but unfortunately did not display its increment value on the BCD unless the enable was released and then pressed again. We included evidence of our work in the demo video below and in the code/Summary sections of the report.

Video: https://youtu.be/x8SDC0OMgwc

#### Code

```
22
         module sseg dec (input [7:0] ALU VAL,
                       input SIGN,
23
                         input VALID,
25
                        input CLK,
26
                        output [3:0] DISP EN,
27
                        output [7:0] SEGMENTS);
28 🗀
29
30 - module TFlop_4BCounter(
31
        input CLOCK,
32
        input btnEn, btnT, // En & T inputs (left & right)
33
        output [3:0] an,
34
        output [7:0] seg
35
           );
36
37
         reg [3:0] counter;
38
        reg [19:0] refreshTimer;
39
         wire bit;
40
41
        reg [4:0] TFlopInput;
42
         reg Q = 1'b0;
43
         reg Qnext;
44
         sseg_dec display( TFlopInput, 0, 1, CLOCK, an, seg );
46
47
         assign bit = refreshTimer[19:18];
48
49 🖨
         always @ (posedge CLOCK)
50 🗇
         begin
51
52
            Qnext <= btnT & btnEn; // inverted button states
53
            Q <= Qnext;
55 🖨
           if( Qnext == 1'bl ) begin
56
              TFlopInput <= counter;
               refreshTimer <= refreshTimer + 1;
             if (bit == 1'bl)
58 🖨
59 🖨
                   counter <= counter + bit:
            end
61 🗀
            else TFlopInput <= ~counter;
62 🖨
         end
63 endmodule
```

## **Questions:**

## 1. How many flip-flops did this FSM design use?


Although we were unsuccessful in implementing the required design we believe that the total number of FF's in the FSM would be at least 12 + n, where n is the bit-size of your timer variable in the counter module. Specifically, the FF's arose from the following: T-flop module, 4-FF's, Counter-Module includes a variable number depending on the bit-size of your refresh-Timer variable, and the sseg module included 8-FF's.

2. Without thinking about it, this counter simply "rolled over" when the highest count was reached. What was it that made it magically roll over? Briefly explain

By counting to 15 it rolls back because there are only 4 bits. So when the value is 15 = 1111, adding a single bit results in a carryout and the value becomes 0000.

# 3. Describe the changes that would be required to implement this counter using JK flip-flops instead of T flip-flops.

Add an AND gate that inputs are Q and K. Add an and gate that inputs are ~Q and J. OR the two AND gates outputs. Make the output of OR gate the input for toggle button.



4. This counter is referred to as an "up counter" (counts from low binary number to high binary numbers). Describe the changes that would be required in order to make it a "down counter".

We suppose a down-counter could be created by inverting the T-flop result so that pressing T results in the default value not the inverted result. Then what you would see on the BCD output from the sseg module is the inverted result decreasing in value as the default value increases.