Ultra-Low Power Single-Chip USB 2.0 to 10/100M Ethernet Controller

General Description

The Supereal SR9900 10/100M Ethernet controller combines an IEEE 802.3u compliant Media Access Controller (MAC), USB bus controller, and embedded memory. A linear regulator (LDO) is incorporated for reduced BOM cost.

With state-of-the-art DSP technology and mixed-mode signal technology, the SR9900 offers high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection and Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robust transmission and reception capabilities. The SR9900 features embedded One-Time-Programmable (OTP) memory.

Advanced Configuration Power management Interface (ACPI)—power management for modern operating systems that are capable of Operating System-directed Power Management (OSPM)—is supported to achieve the most efficient power management possible. In addition to the ACPI feature, remote wake-up (including AMD Magic Packet and Microsoft Wake-Up Frame) is supported in both ACPI and APM (Advanced Power Management) environments.

The SR9900 supports Microsoft Wake Packet Detection (WPD) to provide Wake-Up Frame information to the OS, e.g., PatternID, OriginalPacketSize, SavedPacketSize, SavedPacketOffset, etc. WPD helps prevent unwanted/unauthorized wake-up of a sleeping computer.

The SR9900 is fully compliant with Microsoft NDIS5, NDIS6 (IPv4, IPv6, TCP, UDP) Checksum features, and supports IEEE 802 IP Layer 2 priority encoding and IEEE 802.1Q Virtual bridged Local Area Network (VLAN). The above features contribute to lowering CPU utilization, especially benefiting performance when in operation on a network server.

The SR9900 supports Protocol offload. It offloads some of the most common protocols to NIC hardware in order to prevent spurious wake-up and further reduce power consumption. The SR9900 can offload ARP (IPv4) and NS (IPv6) protocols while in the D3 power saving state.

The SR9900 supports IEEE 802.3az-2010, also known as Energy Efficient Ethernet (EEE). IEEE 802.3az operates with the IEEE 802.3 Media Access Control (MAC) Sublayer to support operation in Low Power Idle mode. When the Ethernet network is in low link utilization, EEE allows systems on both sides of the link to save power.

The SR9900 also features USB 2.0 technology. It provides higher bandwidth and improved protocols for data exchange between the host and the device. In addition, USB 2.0 offers a more aggressive power management feature that enables selective suspend to save energy.

The SR9900 is suitable for multiple market segments and emerging applications, such as desktop, mobile, workstation, server, communications platforms, docking station, and embedded applications.

Features

- Supports USB 2.0 and 1.1
- Integrated 10/100M transceiver
 - Supports Full Duplex flow control (IEEE 802.3x)
 - Fully compliant with IEEE 802.3, IEEE 802.3u
 - Supports IEEE 802.1P Layer 2 Priority
 Encoding
 - Supports IEEE 802.1Q VLAN tagging
 - Supports IEEE 802.3az-2010 (EEE)
 - Auto-Negotiation with Next Page capability
- Microsoft AOAC (Always On Always Connected)
 - Supports Wake-Up Frame pattern exact matching
 - Supports link change wake up
 - Supports Microsoft WPD (Wake Packet
 - Detection)
 - Supports Protocol Offload (ARP & NS)
- Microsoft NDIS5, NDIS6 Checksum Offload (IPv4, IPv6, TCP, UDP) and Segmentation Task-offload (Large send v1 and Large send v2) support
- Supports pair swap/polarity/skew correction
- Crossover Detection & Auto-Correction
- Standard for sleeping hosts (see note 1)
- XTAL-Less Wake-On-LAN
- Supports 25MHz external clock (from oscillator or system clock source)
- Supports power down/link down power saving
- Transmit/Receive on-chip buffer support
- Embedded OTP memory
- Low power supply 1.2V 3.3V and 5.0V; 1.2V and 3.3V are generated by internal linear regulator (LDO)
- Supports Customizable LEDs
- Controllable LED Blinking Frequency and Duty Cycle

- Supports hardware CRC (Cyclic Redundancy Check) function
- LAN disable with GPIO pin
- Supports LPM (Link Power Management)
- SPI Flash Interface
- Supports CDC-ECM
- 24-pin QFN 'Green' package
- 0.11µm CMOS process

Application

- USB Dongle
- Network Printer
- Card Reader for payment
- Docking Station
- Port Replicator for Mobile Computer
- Internet Security USB Key
- Media Gateway
- Pocketable Computer
- Portable Media Player
- TiVo Box
- Game Console
- IP STB
- DVD-Recorder/DVR
- IPTV

Block Diagram




Figure 1. Block Diagram

Pin Assignment




Figure 2. Pin Assignments

Pin Descriptions

Pin No	Symbol	Туре	Description	
2,3	MDI+[0]、MDI-[0]	I/O	In MDI mode, this pair acts as the BI_DA+/- pair, and is transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DB+/- pair, a is the receive pair in 10Base-T and 100Base-TX.	
4,5	MDI+[1]、MDI-[1]	I/O	In MDI mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX.	
24	RSET	I	Reference input. For external resistor reference	
22	XTAL2	0	Output of 25MHz Clock Reference	
21	XTAL1	I	Input of 25MHz Clock Reference	
8	U2DP	I/O	USB 2.0/USB 1.1 Differential Signal Pair	
7	U2DM	I/O	00b 2.0/00b 1.1 billerential digital 1 all	
19	LANWAKEB	0	Power Management Event Output Pin (Active Low)	
15	LED0	0	Customizable LED0	
17	LED1	0	Customizable LED1	
15	SPICSB	0	SPI Flash Chip Select	
20	SPISDO	1	Input from SPI Flash Serial Data Output Pin	
18	SPISDI	0	Output to SPI Flash Serial Data Input Pin	
17	SPISCK	0	SPI Flash Serial Data Clock	
14	GPIO	I/O	General Purpose Input/Output Pin	
6	U2GND	Р	USB Ground	
25	GND	Р	Ground (Exposed Pad)	
11	VDD5	Р	LDO 5.0V Power Supply	
10	AVDD33	Р	Analog 3.3V Power Supply	
12	DVDD12_UPS	Р	Digital 1.2V Uninterruptible Power Supply	
1	AVDD33	Р	Analog 3.3V Power Supply	
13	DVDD33	Р	Digital 3.3V Power Supply	
23	AVDD12	Р	Analog 1.2V Power Supply	
16	DVDD12	Р	Digital 1.2V Power Supply	
9	DVDD12	Р	USB Digital 1.2V Power Supply	

I=Input, O=Output, IO= Bi-directional input and output, P=Power

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Range	Units	
5.0V Supply Voltage	VDD5	-0.3 ~ 5.5		
0.0V.O	DV _{DD33}	0.0.00	V	
3.3V Supply Voltage	AVDD33	-0.3 ~ 3.63		
	AVDD12			
1.2V Supply Voltage	VDD12	-0.3 ~ 1.35	V	
	DVDD12_UPS			
Input/ Output Voltage	VI33/VO33	-0.3 ~ DV _{DD33} +0.3		
Storage Temperature Range	Tstg	-55 ~ 125	°C	

Recommend Operation Conditions


Parameter	Symbol	Range	Units	
5.0V Supply Voltage	V _{DD5}	4.75 ~ 5.25		
2.2V Supply Voltage	DVDD33	3.14 ~ 3.46		
3.3V Supply Voltage	AVDD33			
	AVDD12			
1.2V Supply Voltage	DVDD12	1.15 ~ 1.25	V	
	DVDD12_UPS			
Input/output Voltage	VI33/VO33	0 ~ DVDD33	V	
Operating Temperature Range	Topr	0 ~ 70	°C	

DC Characteristics (unless otherwise specified Topr=25°C, VDD5=5.0V, VDD33=3.3V, VDD12=1.2V, VGND=0V)

Parameter	Symbol	Condition	MIN	TYP	MAX	Units
5.0V Supply Voltage	VDD5		4.2	5.0	5.5	V
2.2V Supply Voltage	DVDD33		3.14	3.3	3.46	V
3.3V Supply Voltage	AVDD33					
	AVDD12					
1.2V Supply Voltage	DVDD12		1.08	1.2	1.32	V
	DVDD12_UPS					
Supply Current 1	loo4	100Base-T with heavy		75		mA
Supply Current 1	IDD1	network traffic				
Supply Current 2	IDD2	100Base-T Idle (EEE not		65		mA
Supply Current 2		Enable)				
Supply Current 3	IDD3	100Base-T Idle with EEE		34		mA
Supply Current 4	IDD4	10Base-T Full Duplex		50		mA
Supply Current 5	IDD5	10Base-T Idle		30		mA
Supply Current 6	IDD6	Link Down Power Saving		28		mA
AVDD33 regulator output	AVDD33		3.14	3.3	3.46	V

AVDD12 regulator output	AVDD12		1.08	1.2	1.32	V	
DVDD12_UPS regulator output	DVDD12_UPS		1.08	1.2	1.32	V	
USB 2.0 Transceiver (HS)	l		.				
High speed differential input sensitivity	VHSDIFF	VI(DP)-VI(DM)	300			mV	
High speed data signaling common mode voltage range	VHSCM		-50		500	mV	
High speed squelch detection	Vuonn	Squelch detected			100	mV	
threshold	VHSSQ	No squelch detected	200			mV	
High speed idle level output voltage	VHSQI		-10		10	mV	
High speed low level output Voltage	VHSOL		-10		10	mV	
High speed high level output voltage	VHSOH		-360		400	mV	
Chirp-J output voltage	VCHIPJ		700		1100	mV	
Chirp-K output voltage	VCHIPK		-900		-500	mV	
Driver output impedance	Rdrv		40.5	45	49.5	Ω	
USB 1.1 Transceiver (FS/LS)							
Low-level output voltage	Vol	1.5K to VDD33	0		0.3	V	
High-level output voltage	Voн	15K to GND	2.8		3.6	V	
Differential input sensitivity	VDI		0.2			V	
Differential common mode voltage	Vсм		0.8		2.5	V	
Single ended receiver threshold	VSE		0.8		2.0	V	
Receiver capacity	CIN				20	pF	
Leakage current	ILO		-10		+10	Α	
10/100M Ethernet PHY Transmitter							
Peak-to-peak differential output voltage 1	VPP1	10BASE-T		3.2		V	
Peak-to-peak differential output voltage 2	VPP2	100BASE-TX	1.9	2.0	2.1	V	
Signal rise / fall time	TR/TF	100BASE-TX	3	4	5	ns	
Output jitter	TJT	100BASE-TX Idle			1.2	ns	
Overshoot	Vos	100BASE-TX			5	%	
Receiver input impedance	Rı			10		ΚΩ	
Common mode input voltage	VCM		1.7	2.0	2.3	V	
Maximum error-free cable length	LRCV		120			m	
GPIO Port							
Input Voltage Low	VIL				0.9	V	
Input Voltage High	VIH		2.0			V	
Output Voltage low	VoL	IOL=8mA			0.4	V	
Output Voltage High	Voн	IOH=8mA	2.4			V	
Input pull-up resistance	RPU		40	75	150	ΚΩ	
Input Pull-down resistance	RPD		40	75	150	ΚΩ	
Leakage current	ILEAK	VIN=0 or DVDD33			1	μА	

Package Diagram



Symbol	Unit (mm)				
	Min	Тур	Max		
A	0.70	0.75	0.80		
A1		0.01	0.05		
b		0.25			
c		0.20			
e	0.50BSC				
Ne	2.50BSC				
Nd	2.50BSC				
D	3.90	4.00	4.10		
D2			2.70		
Е	3.90	4.00	4.10		
E2			2.70		
L		0.40			
h	0.30				