


Test Bench







Modos ALU

instrucciones con valor inmediato

Op's decimal		func3	func7(s)	fn-alu
19	addi	000	-	0000
	slli	001	0	001-
	slti	010	-	010-
	sltiu	011	-	011-
	xori	100	-	100-
	srlti	101	0	1010
	srai	101	1	1011
	ori	110	-	110-
	andi	111	-	111-




	instrucciones	entre registros	fn-alu
Op's decimal	func3	func7(s)	
0	add	000	0
	sub	000	1
	sll	001	001-
	sllt	010	0
	slt	010	0
	sltu	011	0
	xor	100	0
	srl	101	0
	sra	101	1
	or	110	0
	and	111	0



Modos ALU

Condiciones de salto

Op. (decimal)	funct3	funct7(s)	alu-fn-b
breq	000	-	0001 100-
bne	001	-	0001 100-
blt	100	-	010-
ble	101	-	010-
bltu	110	-	011-
bleu	111	-	011-



Carga desde memoria

$L \{ b | h | w | bv | hv \} \quad rd, imm(rs1)$

$[Op=3]$

$$addr := rs1 + imm$$

imm: valor inmediato

rs1: registro frente

rd: registro destino

- $Lb : rd \leftarrow \text{SgnExt}(bus(addr)(7 \text{ downto } 0))$
- $Lh : rd \leftarrow \text{SgnExt}(bus(addr)(15 \text{ downto } 0))$
- $Lw : rd \leftarrow bus(addr)$
- $Lbv : rd \leftarrow \text{ZeroExt}(bus(addr)(7 \text{ downto } 0))$
- $Lhv : rd \leftarrow \text{ZeroExt}(bus(addr)(15 \text{ downto } 0))$

Carga la instrucción (fetch)

T1: data_addr $\leftarrow 0;$

T2: wreg $\leftarrow 1;$

Carga rs1 y avanza PC —— corrote la instrucción
T3: wpc $\leftarrow 1;$

Calcula la dirección y pide el dato

T4: alu-mode $\leftarrow 00$; sel-lmm $\leftarrow 1$; data_addr $\leftarrow 1;$

Guarda el dato en rd

T5: mem-source $\leftarrow 1$; ureg $\leftarrow 1;$

for defecto

wpc $\leftarrow 0;$

wmem $\leftarrow 0;$

winst $\leftarrow 0;$

wreg $\leftarrow 0;$

jmpc $\leftarrow 0;$

slpc $\leftarrow 0;$


alu-mode $\leftarrow 00$;

inc-mode $\leftarrow 000$;

sel-lmm $\leftarrow 0$;

data_addr $\leftarrow 0$;

Mem-source $\leftarrow 0$:



Carga desde memoria

$L \{ b | h | w | bv | hv \} \quad rd, imm(rs1)$

[Op=3]

$$addr := rs1 + imm$$

imm: valor inmediato

rs1: registro frente

rd: registro destino

$L\ b : rd \leftarrow \text{SignExt}(bus(addr)(\# \text{downto } 0))$

$L\ h : rd \leftarrow \text{SignExt}(bus(addr)(1S \text{ downto } 0))$

$L\ w : rd \leftarrow bus(addr)$

$L\ bv : rd \leftarrow \text{ZeroExt}(bus(addr)(\# \text{downto } 0))$

$L\ hv : rd \leftarrow \text{ZeroExt}(bus(addr)(1S \text{ downto } 0))$

par defecto

wpc $\leftarrow 0$:

wmem $\leftarrow 0$:

winst $\leftarrow 0$:

wreg $\leftarrow 0$:

jv_pc $\leftarrow 0$:

slpc $\leftarrow 0$:

alu_mode $\leftarrow 00$:

imm_mode $\leftarrow 000$:

sel_lmm $\leftarrow 0$:

data_addr $\leftarrow 0$:

mem_source $\leftarrow 0$:

Carga la instrucción (fetch)

T1: data_addr $\leftarrow 0$;

T2: wlmr $\leftarrow 1$;

Decodifica


T3: j — — — —

Calcula la dirección j , pide el dato, inc. PC Carga la instrucción y
tempo rs1, rs2





T4: alu_mode $\leftarrow 00$; sel_lmm $\leftarrow 1$; data_addr $\leftarrow 1$; wpo $\leftarrow j$

Guarda el dato en rd

T5: mem_source $\leftarrow 1$; wreg $\leftarrow 1$;



bus-addr
 bus-sdms
 bus-stms
 bus-strwidth
 bus-sact
 bus-sdsm



bus-
bus-saddr
bus-sdsm
bus-stms
bus-stwidth
bus-sact
bus-sdsm

