

E-paper Display Series



GDEW027C44

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard
Description	2.7" E-PAPER DISPLAY
Model Name	GDEW027C44
Date	2018/10/26
Revision	3.2

D	esign Engineerin	ıg
Approval	Check	Design
宝刘印玉	心李	岭东

No.17 Gonghua Street, Shahekou District, Dalian 116021 China Tel: +86-411-84619565 Fax: +86-411-84619585-810

> Email: info@good-display.com Website: www.e-paper-display.com



Table of Contents

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	5
	1.4 Mechanical Drawing of EPD module	6
	1.5 Input/Output Terminals	7
	1.6 Reference Circuit	9
	1.7 Matched Development Kit	10
2.	Environmental	11
	2.1 Handling, Safety and Environmental Requirements	11
	2.2 Reliability test	12
3.	Electrical Characteristics	14
	3.1 Absolute maximum rating	14
	3.2 Panel DC Characteristics	14
	3.3 Panel AC Characteristics	15
4.	Typical Operating Sequence	18
	4.1 Normal Operation Flow	18
	4.2 Reference Program Code	20
	Command Table	
6.	Optical characteristics	41
	6.1 Specifications	41
	6.2 Definition of contrast ratio	41
	6.3 Reflection Ratio	42
	6.4 Bi-stability	42
7.	Point and line standard	43
8.	Packing	44
9.	Precautions	45



Revision History

Rev.	Issued Date	Revised Contents
1.0	Sep.10.2015	Preliminary
1.1	Oct.15.2015	1. In part 6: Delete command 70h.
1.2	Nov.03.2015	 In part 14: Add packing. In part 5-1): Modify pin out list. In part 7-5): Modify reference circuit. In part 8: Modify typical operating sequence. In part 11: Modify T=+40°C, RH=90% for 1000 hrs to T=+40°C, RH=80% for 240 hrs.
2.0	Mar.01.2017	1. In part 7-5): Modify reference circuit.
2.1	Dec.19.2017	1. In part 7-2): Modify Panel DC Characteristics
3.0	Aug.03.2018	1. Updating
3.1	Oct.11.2018	1. In part 1-7): Updating website address of DESPI
3.2	Oct.26.2018	1. In part 1.6): Modify Reference Circuit



1. General Description

1.1 Over View

The display is a TFT active matrix electrophoretic display, with interface and a reference system design. The 2.7" active area contains 264×176 pixels, and has 1-bit white/black and 1-bit red full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

1.2 Features


- · High contrast
- · High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I²C Signal Master Interface to read external temperature sensor
- · Available in COG package IC thickness 280um

1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.7	Inch	
Display Resolution	264(H) × 176(V)	Pixel	Dpi: 117
Active Area	57.288(H) × 38.192(V)	mm	
Pixel Pitch	0.217 × 0.217	mm	
Pixel Configuration	Rectangle		
Outline Dimension	$70.42(H) \times 45.8(V) \times 0.98(D)$	mm	
Weight	6.08±0.5	g	



1.4 Mechanical Drawing of EPD module





1.5 Input/Output Terminals

1.5-1) Pin out List

Pin #	Туре	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	0	GDR	N-Channel MOSFET Gate Drive Control	
3	0	RESE	Current Sense Input for the Control Loop	
4	С	VGL	Negative Gate driving voltage	
5	С	VGH	Positive Gate driving voltage	
6	0	TSCL	I ² C Interface to digital temperature sensor Clock pin	
7	I/O	TSDA	I ² C Interface to digital temperature sensor Date pin	
8	I	BS1	Bus selection pin	Note 1.5-5
9	0	BUSY	Busy state output pin	Note 1.5-4
10	I	RES #	Reset	Note 1.5-3
11	I	D/C #	Data /Command control pin	Note 1.5-2
12	I	CS #	Chip Select input pin	Note 1.5-1
13	I/O	D0	serial clock pin (SPI)	
14	I/O	D1	serial data pin (SPI)	
15	I	VDDIO	Power for interface logic pins	
16	I	VCI	Power Supply pin for the chip	
17		VSS	Ground	
18	С	VDD	Core logic power pin	
19	С	VPP	Power Supply for OTP Programming	
20	С	VSH	Positive Source driving voltage	
21	С	PREVGH	Power Supply pin for VGH and VSH	
22	С	VSL	Negative Source driving voltage	
23	С	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	С	VCOM	VCOM driving voltage	




- Note 1.5-1: This pin (CSB) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CSB is pulled Low.
- Note 1.5-2: This pin (DC) is Data/Command control pin connecting to the MCU. When the pin is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.
- Note 1.5-3: This pin (RST_N) is reset signal input. The Reset is active Low.
- Note 1.5-4: This pin (BUSY_N) is BUSY_N state output pin. When BUSY_N is Low the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put BUSY_N pin Low when the driver IC is working such as:
 - Outputting display waveform; or
 - Programming with OTP
 - Communicating with digital temperature sensor
- Note 1.5-5: This pin (BS) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

Table: Bus interface selection

BS	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) – 9 bits SPI



1.6 Reference Circuit



Note:

- 1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
- 2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1), otherwise it may affect the normal boost of the circuit.
- 3. The default circuit is 4-wire SPI. If the user wants to use 3-wire SPI, the resistor R4 can be removed when users design.
- 4. Default voltage value of all capacitors is 50V.



1.7 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

http://www.e-paper-display.com/products_detail/productId=402.html



2. Environmental

2.1 Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status

Product specification | The data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

RoHS



2.2 Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High- Temperature Operation	T =40°C, RH=35% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
2	Low- Temperature Operation	T = 0°C for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
3	High- Temperature Storage	T = +60°C, RH=35% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
4	Low- Temperature Storage	T = -25°C for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
5	High Temperatur e, High- Humidity Operation	T=+40°C, RH=80% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical and optical performance standards.
6	High Temperatur e, High- Humidity Storage	T=+50°C, RH=80% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.



7	Temperature Cycle	[-25°C 30mins]→ [+60°C,RH=35% 30mins], 50cycles Test in white pattern	 Samples are put in the Temp & Humid. Environmental Chamber. Temperature cycle starts with -25°C, storage period 30 minutes. After 30 minutes, it needs 30min to let temperature rise to 60°C. After 30min, temperature will be adjusted to 60°C, RH=35% and storage period is 30 minutes. After 30 minutes, it needs 30min to let temperature rise to -25°C. One temperature cycle (2hrs) is complete. Temperature cycle repeats 50 times. When 50 cycles finished, the samples will be taken out from experiment chamber and set aside a few minutes. As EPDs return to room temperature, tests will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-14NB. 	When experiment finished, the EPD must meet electrical and optical performance standards.
8	UV exposure Resistance	765 W/m ² for 168 hrs,40℃	Standard # IEC 60068-2-5 Sa	
9	Electrostatic discharge	Machine model: +/- 250V, 0Ω, 200pF	Standard # IEC61000-4-2	
10	Package Vibration	1.04G,Frequency : 10~500Hz Direction: X,Y,Z Duration: 1hours in each direction	Full packed for shipment	
11	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence: 1 corner, 3edges, 6face One drop for each.	Full packed for shipment	

Actual EMC level to be measured on customer application.

Note: (1) The protective film must be removed before temperature test.

- (2) In order to make sure the display module can provide the best display quality, the update should be made after putting the display module in stable temperature environment for 4 hours at 25℃.
- (3) There's temperature vs display quality limitation in our display module, we guarantee 1pixel display quality from 0°C~40°C.



3. Electrical Characteristics

3.1 Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	V_{CI}	-0.3 to +6.0	V
Logic Input Voltage	V_{IN}	-0.3 to VCI +2.4	V
Operating Temp. range	T_{OPR}	0 to + 40	$^{\circ}$
Storage Temp. range	T_{STG}	-25 to + 60	°C
Humidity range	-	40~70	%RH

^{*}Note: Avoid direct sunlight.

3.2 Panel DC Characteristics

The following specifications apply for: VSS = 0V, VCI = 3.3V, TA = 25°C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	•	Conditions	IVIIII	тур	IVIAX	Offic
Single ground	V_{SS}	-	-	0	_	V
Logic Supply Voltage	VCI	-	2.3	3.3	3.6	V
High level input voltage	VIH	Digital input pins	0.7VCI	-	VCI	V
Low level input voltage	VIL	Digital input pins	0	1	0.3VCI	٧
High level output voltage	VOH	Digital input pins , IOH= 400uA	VCI-0.4	1	-	<
Low level output voltage	VOL	Digital input pins , IOL= -400uA	GND	Ī	GND+0.4	٧
Image update current	I _{UPDATE}	-	-	8	10	mA
Operating temperature	-	-	0	-	40	Ĵ
Storage temperature	-	-	-25	1	60	Ĵ
Image update Time at 25°C	-	-	-	16	43	Sec
Deep sleep mode current	I _{VCI}	DC/DC off No clock No input load Ram data not retain	_	2	5	uA

The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern. (Note 3-1)


The standby power is the consumed power when the panel controller is in standby mode.

The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.

Vcom is recommended to be set in the range of assigned value \pm 0.1V.



Note 3-1: The Typical power consumption



3.3 Panel AC Characteristics

3.3-1) Oscillator frequency

The following specifications apply for: VSS = 0V, VCI = 3.3V, TA = 25°C

	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Internal	l Oscillator frequency	Fosc	VCI=2.3 to 3.6V	-	1.625	<u> </u>	MHz

3.3-2) MCU Interface

3.3-2-1) MCU Interface Selection

In this module, there are 4-wire SPI and 3-wire SPI that can communicate with MCU. The MCU interface mode can be set by hardware selection on BS pins. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

Pin Name	Data/Comma	and Interface	Control Signal			
Bus interface	D1	DO	CSB	DC	RST_N	
SPI4	SDA	SCL	CSB	DC	RST_N	
SPI3	SDA	SCL	CSB	L	RST_N	

Table 3-1: MCU interface assignment under different bus interface mode

Note 3-2: L is connected to VSS

Note 3-3: H is connected to VCI

3.3-2-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, DC, CSB. In SPI mode, D0 acts as SCL, D1 acts as SDA.

Function	CSB	DC	SCL
Write Command	L	L	1
Write data	L	Н	1

Table 3-2: Control pins of 4-wire Serial Peripheral interface

Note 3-4: 1stands for rising edge of signal

SDA is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 3-1: Write procedure in 4-wire Serial Peripheral Interface mode

3-3-2-3) MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CSB.

In 3-wire SPI mode, D0 acts as SCL, D1 acts as SDA, The pin DC can be connected to an external ground.

The operation is similar to 4-wire serial interface while DC pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: DC bit, D7 to D0 bit. The DC bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (DC bit = 1) or the command register (DC bit = 0). Under serial mode, only write operations are allowed.

Function	CSB	DC	SCL
Write Command	L	Tie LOW	1
Write data	L	Tie LOW	1

Table 3-3: Control pins of 3-wire Serial Peripheral Interface

Note 3-5: 1stands for rising edge of signal





Figure 3-2: Write procedure in 3-wire Serial Peripheral Interface mode

during the whole 8-bit cycle



3.3-3) Timing Characteristics of Series Interface



3-wire Serial Interface - Read


Symbol	Signal	Parameter	Min	Тур	Max	Unit
tcss		Chip Select Setup Time	60	I	-	ns
tcsh	CSB	Chip Select Hold Time	65	-	-	ns
tscc	CSB	Chip Select Setup Time	20	I	-	ns
tchw		Chip Select Setup Time	150	ı	-	ns
tscycw		Serial clock cycle (write)	100	I	-	ns
tshw		SCL "H" pulse width (write)	35	ı	-	ns
tslw	SCI	SCL"L" pulse width (write)	35	-	-	ns
tscycr	SCL	Serial clock cycle (Read)	150	I	-	ns
tshr		SCL "H" pulse width (Read)	60	-	-	ns
tslr		SCL "L" pulse width (Read)	60	I	-	ns
tsds		Data setup time	30	-	-	ns
tsdh	SDA	Data hold time	30	-	-	ns
tacc	(DIN) (DOUT)	Access time	10	1	-	ns
toh	(2001)	Output disable time	15	-	-	ns




4. Typical Operating Sequence

4.1 Normal Operation Flow

4.1-1) BWR mode & LUT from Register




4.1-2) BWR mode & LUT from OTP






4.2 Reference Program Code

4.2-1) BWR mode & LUT from register



Note1: Set border to floating.

4.2-2) BWR mode & LUT from OTP



Note1: Set border to floating.



5. Command Table

W/R: 0: Write cycle 1: Read cycle C/D: 0: Command 1: Data

D7~D0: -: Don't care #: Valid Data

_0/	D7~D0: -: Don't care #: Valid Data												
#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	Registers	Default
	Davis	0	0	0	0	0	0	0	0	0	0		00h
1	Panel Setting(PSR)	0	1	#	#	#	#	#	#	#		ES[1],RES[0],LUT_EN,BWR, UD,SHL, SHD_N,RST_N	07h
		0	0	0	0	0	0	0	0	0	1		01h
		0	1	_	-	-	-	-	ı	#	#	VDS_EN, VDG_EN	03h
2	Power setting	0	1	-	-	-	-	-	#	#	#	VCOM_HV,VGHL_LV[1],VGHL_ LV[0]	20h
	(PWR)	0	1	-	-	#	#	#	#	#	#	VDH[5:0]	26h
		0	1	-	-	#	#	#	#	#	#	VDL[5:0]	26h
		0	1	-	-	#	#	#	#	#	#	VDHR[5:0]	03h
3	Power OFF(POF)	0	0	0	0	0	0	0	0	1	0		02h
	Power OFF	0	0	0	0	0	0	0	0	1	1		03h
4	Sequence Setting (PFS)	0	1	-	-	#	#	-	ı	-	-	T_VDS_OFF[1:0]	00h
5	Power ON(PON)	0	0	0	0	0	0	0	1	0	0		04h
6	Power ON Measure (PMES)	0	0	0	0	0	0	0	1	0	1		05h
		0	0	0	0	0	0	0	1	1	0		06h
7	Booster Soft	0	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	03h
/	Start (BTST)	0	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	00h
		0	1	-	-	#	#	#	#	#	#	BT_PHC[5:0]	26h
0	Doop Sloop	0	0	0	0	0	0	0	1	1	1		07h
8	Deep Sleep	0	1	1	0	1	0	0	1	0	1		A5h
	Data Start	0	0	0	0	0	1	0	0	0	0		10h
9	Transmission 1 (DTM1)	0	1	#	#	#	#	#	#	#	#		00h
10	Data	0	0	0	0	0	1	0	0	0	1		11h
	Stop(DSP)	1	1	#	-	-	-	-	-	ı	-	Data_flag	00h
	Display Refresh (DRF)	0	0	0	0	0	1	0	0	1	0		12h
	Data start	0	0	0	0	0	1	0	0	1	1		13h
12	transmission 2(DTM2)	0	1	#	#	#	#	#	#	#	#		00h
	Partial Data	0	0	0	0	0	1	0	1	0	0		14h
13	Start transmission 1(PDTM1)	0	1	#	#	#	#	#	#	#	#		00h



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
	Partial Data Start	0	0	0	0	0	1	0	1	0	1	J	15h
14	transmission2(PDT M2)	0	1	#	#	#	#	#	#	#	#		00h
15	Partial Display	0	0	0	0	0	1	0	1	1	0		16h
13	Refresh (PDRF)	0	1	#	#	#	#	#	#	#	#		00h
16	LUT for VCOM(LUT1)	0	0	0	0	1	0	0	0	0	0	1	20h
17	White to white LUT (LUTWW)	0	0	0	0	1	0	0	0	0	1		21h
18	Black to white LUT (LUTBW/LUTR)	0	0	0	0	1	0	0	0	1	0		22h
19	White to Black LUT(LUTWB/LUTW)	0	0	0	0	1	0	0	0	1	1		23h
20	Black to Black LUT (LUTBB/LUTB)	0	0	0	0	1	0	0	1	0	0		24h
		0	0	0	0	1	1	0	0	0	0		30h
21	PLL control(PLL)	0	1	#	#	#	#	#	#	#	#	SEL_DIV[1:0], SEL_F[5:0]	3Ch
	Temperature	0	0	0	1	0	0	0	0	0	0		40h
22	Sensor Command	1	1	#	#	#	#	#	#	#	#	D[10:3]/TS[7:0]	00h
	(TSC)	1	1	#	#	#	-	-	-	_	-	D[2:0]/-	00h
	Temperature	0	0	0	1	0	0	0	0	0	1		41h
23	Sensor Calibration (TSE)	0	1	#	ı	-	-	#	#	#	#	TSE,TO[3:0]	00h
		0	0	0	1	0	0	0	0	1	0		42h
24	Temperature Sensor Write	0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00h
24	(TSW)	0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00h
	(,	0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00h
	Townsonstans	0	0	0	1	0	0	0	0	1	1		43h
25	Temperature Sensor Read (TSR)	1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00h
		1	1	#	#	#	#	#	#	#	#	RLSB[7:0]	00h
	Vcom and Data	0	0	0	1	0	1	0	0	0	0		50h
26	interval setting (CDI)	0	1	#	#	#	#	#	#	#	#	VBD[1:0],DDX[1:0],CD I[3:0]	D7h
27	Low power	0	0	0	1	0	1	0	0	0	1		51h
	Detection (LPD)	1	1	-	-	-	-	-	-	-	LPD		-
28	TCON Setting	0	0	0	1	1	0	0	0	0	0		60h
	(TCON)	0	1	#	#	#	#	#	#	#	#	S2G[3:0],G2S[3:0]	22h
		0	0	0	1	1	0	0	0	0	1		61h
	TCON resolution	0	1	-	-	-	-	-	-	-	#	HRES[8]	00h
29	(TRES)	0	1	#	#	#	#	#	#	#	-	HRES[7:1]	00h
		0	1	-	-	-	-	-	-	-	#	VRES[8]	00h
		0	1	#	#	#	#	#	#	#	#	VRES[7:0]	00h



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	Registers	Default
11	Command											Registers	
		0	0	0	1	1	0	0	0	1	0		62h
	Source & gate	0	1	-	-	-	-	-	-	-		S_start[8]	00h
30	start setting	0	1	#	#	#	#	#	#	#	#	S_start[7:0]	00h
	otal t sottil ig	0	1	-	-	-	#	-	-	_	#	gscan, G_start[8]	00h
		0	1	#	#	#	#	#	#	#	#	G_start[7:0]	00h
		0	0	0	1	1	1	0	0	0	1		71h
31	Get Status (FLG)	1	1	1	-	#	#	#	#	#	#	I ² C_ERR,I ² C_BUSY_N, Data_flag, PON, POF, BUSY_N	02h
		0	0	1	0	0	0	0	0	0	0		80h
32	Auto Measure Vcom (AMV)	1	1	ı	-	#	#	#	#	#	#	AMV[1:0],XON,AMVS,AMV, AMVE	10h
22	Vcom Value	0	0	1	0	0	0	0	0	0	1		81h
33	(VV)	0	1	-	#	#	#	#	#	#	#	VV[6:0]	00h
	VCM_DC	0	0	1	0	0	0	0	0	1	0		82h
34	Setting register (VDCS)	0	1	ı	#	#	#	#	#	#	#	VDCS[6:0]	00h
25	Program	0	0	1	0	1	0	0	0	0	0		A0h
35	Mode(PGM)	0	1	1	0	1	0	0	1	0	1		A5h
36	Active Program(APG)	0	0	1	0	1	0	0	0	0	1		A1h
27	Read OTP	0	0	1	0	1	0	0	0	1	0		A2h
37	Data(ROTP)	1	1	#	#	#	#	#	#	#	#		-
<u> </u>	t.											I .	1



(1) Panel Setting (PSR) (Register: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting the	0	0	0	0	0	0	0	0	0	0
panel	0	1	RES1	RES0	LUT_EN	BWR	UD	SHL	SHD_N	RST_N

RES[1:0]: Display resolution setting (source×gate)

00b: 320×300 (default)

01b: 300×200 10b: 296×160 11b: 296×128

LUT_EN: LUT selection setting.

0: Using LUT from OTP. (default)

1: Using LUT from register.

BWR: Color selecting setting.

0: Pixel with B/W/Red. Run both LU1 and LU2. (default)

1: Pixel with B/W. Run LU1 only.

UD: Gate Scan Direction

0: Scan down First line to last: Gn→...→ G1 (default)

1: Scan up. (default) First line to last: G1→...→ Gn

SHL: Source shift direction

0: shift left. First data to last data: Sn→...→ S1

1: shift right First data to last data: S1→... →Sn (default)

SHD_N: Booster switch

0: Booster OFF, register data are kept, and SEG/BG/VCOM are kept floating.

1: Booster ON (default)

When SHD_N become low, DC-DC will turn OFF. Register and SRAM data will keep until VDD OFF. SD output and VCOM will base on previous condition and keep floating.

RST_N: Soft Reset

0: No effect.

1: Booster OFF, Register data are set to their default values, and SEG/BG/VCOM: 0V. (default)

When RST_N become low, driver will reset. All register will reset to default value. Driver all function will disable. SD output and VCOM will base on previous condition and keep floating.



(2) Power Setting Register (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
	0	0	0	0	0	0	0	0	0	1
	0	1		-	-	-	-	-	VDS_EN	VDG_EN
Selecting Internal/External	0	1	1	-	-	-	-	VCOM_HV	VGHL_	LV[1:0]
Power	0	1	ı	-	VDH[5:0]					
	0	1	ı	-	VDL[5:0]					
	0	1	-	-	VDHR[5:0]					

VDS_EN: Source power selection

0: External source power from VDH/VDL pins

1: Internal DC/DC function for generate VDH/VDL

VDG_EN: Gate power selection

0: External VDNS power from VGH/VGL pins. (VDNG_EN open)

1: Internal DC/DC function for generate VGH/VGL.

VCOM_HV: VCOM Voltage Level

0: VCOMH=VDH+VCOMDC, VCOML=VHL+VCOMDC

1: VCOML=VGH, VCOML=VGL

VGHL_LV[1:0]: VGH / VGL Voltage Level selection.

VGHL_LV	VGHL voltage level
00(Default)	VGH=16V,VGL= -16V
01	VGH=15V,VGL= -15V
10	VGH=14V,VGL= -14V
11	VGH=13V,VGL= -13V

VDH[5:0]: Internal VDH power selection for B/W pixel.(Default value: 100110b)

VDH	VDH_V	VDH	VDH_V
000000	2.4V	•••	•••
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

VDL[5:0]: Internal VDL power selection for B/W pixel. (Default value: 100110b)

<u> </u>	, o (1, o 1, 1 o 1, o 2,	11 0171011 (2	5. a. c a. c.
VDL	VDL_V	VDL	VDL_V
000000	-2.4V	•••	•••
000001	-2.6V	100110	-10.0V
000010	-2.8V	100111	-10.2V
000011	-3.0V	101000	-10.4V
000100	-3.2V	101001	-10.6V
000101	-3.4V	101010	-10.8V
000110	-3.6V	101011	-11.0V
000111	-3.8V	(others)	-11.0V



VDHR[5:0]: Internal VDHR power selection for Red pixel. (Default value: 000011b)

VDHR	VDHR _V	VDHR	VDHR _V
000000	2.4V	•••	
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

(3) Power OFF (PWR) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Turning OFF the power	0	0	0	0	0	0	0	0	1	0

After the Power Off command, the driver will power off following the Power Off Sequence.

After the Power Off command, BUSY_N signal will drop from high to low. When finish the power off sequence, BUSY_N signal will rise from low to high.

This command will turn off charge pump, T-con, source driver, gate driver, VCOM, and temperature sensor, but register data and SRAM data will kept until VDD OFF.

Source Driver output and Vcom will base on previous condition, which may have 2 condition: OV or floating.

(4) Power OFF Sequence Setting (R03H)

onton on a coquention	0000	.9 (
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Setting Power OFF	0	0	0	0	0	0	0	0	1	1
Sequence	0	1	_	-	Vsh_o	ff[1:0]	Vsl_of	f[1:0]	Vshr_c	off[1:0]

Vshr_off[1:0]: 00: 5 ms (Default) 01: 10 ms 10: 20 ms 11: 40 ms Vsl_off[1:0]: 00: 5 ms (Default) 01: 10 ms 10: 20 ms 11: 40 ms Vsh_off[1:0]: 00: 5 ms (Default) 01: 10 ms 10: 20 ms 11: 40 ms

(5) Power ON (R04H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turnning ON the Power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, driver will power on based on the Power ON Sequence. After Power On command, BUSY_N signal will drop from high to low. When finishing the power off sequence, BUSY_N signal will rise from low to high.



(6) Power ON Measure (PMES) (R05H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	0	1

If user want to read temperature sensor or detect low power in power off mode, user has to send this command. After power on measure command, driver will switch on relevant commend with Low Power detection (R51H) and temperature measurement. (R40H).

(7) Booster Soft Start (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	1	0
Starting data	0	1	BT_PHA7	BT_PHA6	BT_PHA5	BT_PHA4	BT_PHA3	BT_PHA2	BT_PHA1	BT_PHA0
transmission	0	1	BT_PHB7	BT_PHB6	BT_PHB5	BT_PHB4	BT_PHB3	BT_PHB2	BT_PHB1	BT_PHB0
ti di isi i iissi si	0	1	-	1	BT_PHC5	BT_PHC4	BT_PHC3	BT_PHC2	BT_PHC1	BT_PHC0

BTPHA[7:6]: Soft start period of phase A.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 100mS

BTPHA[5:3]: Driving strength of phase A

000b:strength1 001b:strength2 010b:strength3 011b:strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHA[2:0]: Minimum OFF time setting of GDR in phase B

BTPHB[7:6]: Soft start period of phase B.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 100mS

BTPHB[5:3]: Driving strength of phase B

000b:strength1 001b:strength2 010b:strength3 011b:strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHB[2:0]: Minimum OFF time setting of GDR in phase B

BTPHC[5:3]: Driving strength of phase C

000b:strength1 001b:strength2 010b:strength3 011b:strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHC[2:0]: Minimum OFF time setting of GDR in phase C

(8) Deep Sleep (DSLP) (R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Deep	0	0	0	0	0	0	0	1	1	1
Sleep	0	1	1	0	1	0	0	1	0	1



After this command is transmitted, the chip would enter the deep-sleep mode to save power.

The deep sleep mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be executed if check code = 0xA5.

(9) Data Start Transmission 1 (R10H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Starting	0	0	0	0	0	1	0	0	0	0
data	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
transmissi	0	1								
on	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "OLD" data to SRAM.

In B/W/Red mode, this command writes "B/W" data to SRAM.

(10) Data stop (R11H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping data	0	0	0	0	0	1	0	0	0	1
transmission	1	1	data_flag	-	-	-	1	-	-	1

While finished the data transmitting, user must send this command to driver and read Data_flag information.

Data_flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (10h) or "Data Stop" (11h) commands and when data_flag=1, BUSY_N signal will become "0" and the refreshing of panel starts. This command only actives when BUSY_N = "1".

(11) Display Refresh Command (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

After this command is issued, driver will refresh display (data/VCOM) according to SRAM data and LUT. After Display Refresh command, BUSY_N signal will become "0".

This command only active when $BUSY_N = "1"$.



(12) Data start transmission 2 register (R13H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
	0	0	0	0	0	1	0	0	1	0
Data start	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
transmissio		1								
n 2 (DTM2)	0	1	Kpixel(n-7)	Kpixel(n- 6)	Kpixel(n- 5)	Kpixel(n- 4)	Kpixel(n- 3)	Kpixel(n- 2)	Kpixel(n- 1)	Kpixel(n)

The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H.

Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "NEW" data to SRAM.

In B/W/Red mode, this command writes "RED" data to SRAM.

(13) Partial Data Start transmission 1 register (R14h)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
	0	0	0	0	0	1	0	1	0	0
	0	1	-	-	-	-	-	-	-	X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
			-	-	-	<i>-</i>	-	-	-	Y[8]
	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
Partial	0	1	-	-	-	-	-	-	-	W[8]
Data Start transmissi	()	1	W[7]	W[6]	W[5]	W[4]	W[3]	0	0	0
on 1			-	-	ı	-	-	-	-	L[8]
	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]
	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
	0	1								
	0	1	Kpixel(n-7)	Kpixel(n- 6)	Kpixel(n- 5)	Kpixel(n- 4)	Kpixel(n- 3)	Kpixel(n- 2)	Kpixel(n- 1)	Kpixel(n)

The command define as follows: The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "OLD" data to SRAM.

In B/W/Red mode, this command writes "B/W" data to SRAM.

Partial update location and area



Note: X and W should be the multiple of 8.




(14) Partial Data Start transmission 2 register (R15h)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
	0	0	0	0	0	1	0	1	0	1
	0	1	-	_	_	-	_	-	_	X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
			1	-	-	ı	-	-	- (Y[8]
	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
Partial	0	1	1	-	-	1	-	-		W[8]
Data Start transmissi	()	1	W[7]	W[6]	W[5]	W[4]	W[3]	0	0	0
on 2			1	-	-	1	-	-	-	L[8]
	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]
	0	1	Kpixel1	Kpixel2	Kpixel3	Kpixel4	Kpixel5	Kpixel6	Kpixel7	Kpixel8
	0	1	••	••	••	• •				
	0	1	Kpixel(n- 7)	Kpixel(n- 6)	Kpixel(n- 5)	Kpixel(n- 4)	Kpixel(n- 3)	Kpixel(n- 2)	Kpixel(n- 1)	Kpixel(n)

The command define as follows: The register is indicates that user start to transmit data, then write to SRAM. While data transmission complete, user must send command 11H. Then chip will start to send data/VCOM for panel.

In B/W mode, this command writes "NEW" data to SRAM.

In B/W/Red mode, this command writes "RED" data to SRAM. Partial update location and area



Note: X and W should be the multiple of 8.


(15) Partial Display Refresh Command (R16h)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	0	1	1	0
	0	1	DFV_EN							X[8]
	0	1	X[7]	X[6]	X[5]	X[4]	X[3]	0	0	0
D 11 1 D1 1										Y[8]
Partial Display Refresh	0	1	Y[7]	Y[6]	Y[5]	Y[4]	Y[3]	Y[2]	Y[1]	Y[0]
Kellesii	0	1								W[8]
	0	1	W[7]	W[6]	W[5]	W[4]	W[3]	W[2]	W[1]	W[0]
										L[8]
	0	1	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]



While user sent this command, driver will refresh display (data/VCOM) base on SRAM data and LUT.

Only the area (X,Y, W, L) would update, the others pixel output would follow VCOM LUT After display refresh command, BUSY_N signal will become "0".



Note: X and W should be the multiple of 8.

DFV_EN: data follow VCOM function on display area.

DFV_EN=1: Only effective in B/W mode, if pixel from "New data" SRAM equal to "Old data" SRAM on display area, this pixel output would follow VCOM LUT.

DFV_EN=0: Data doesn't follow VCOM LUT.

This command only active when BUSY_N = "1".

(16) VCOM LUT (LUTC) (R20H)

This command builds Look-up Table for VCOM

(17) W2W LUT (LUTWW) (R21H)

This command builds Look-up Table for White-to-White.

(18) B2W LUT (LUTBW/LUTR) (R22H)

This command builds Look-up Table for Black-to-White.

(19) W2B LUT (LUTWB/LUTW) (R23H)

This command builds Look-up Table for White - to- Black.

(20) B2B LUT (LUTBB / LUTB) (R24H)


This command builds Look-up Table for Black - to- Black.

(21) PLL Control (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Controlling DLL	0	0	0	0	1	1	0	0	0	0	
Controlling PLL	0	1	-SEL_DIV[1:0]		SEL_F[5:0]						

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

OE! E(E.O)		SEL_DI	V[1:0]		051 515.03		SEL_DI	V[1:0]	
SEL_F[5:0]	00	01	10	11	SEL_F[5:0]	00	01	10	11
000000	156.25	78.13	39.06	-	100000	153.49	76.75	38.37	-20
000001	159.01	79.5	39.75	-	100001	150.74	75.37	37.68	-
000010	161.76	80.88	40.44	20.22	100010	147.98	73.99	36.99	
000011	164.52	82.26	41.13	20.57	100011	145.22	72.61	36.31	158
000100	167.28	83.64	41.82	20.91	100100	142.46	71.23	35.62	-
000101	170.04	85.02	42.51	21.25	100101	139.71	69.85	34.93	-
000110	172.79	86.4	43.2	21.6	100110	136.95	68.47	34.24	
000111	175.55	87.78	43.89	21.94	100111	134.19	67.1	33.55	-
001000	178.31	89.15	44.58	22.29	101000	131.43	65.72	32.86	
001001	181.07	90.53	45.27	22.63	101001	128.68	64.34	32.17	
001010	183.82	91.91	45.96	22.98	101010	125.92	62.96	31.48	
001011	186.58	93.29	46.65	23.32	101011	123.16	61.58	30.79	
001100	189.34	94.67	47.33	23.67	101100	120.4	60.2	30.1	-
001101	192.1	96.05	48.02	24.01	101101	117.65	58.82	29.41	-
001110	194.85	97.43	48.71	24.36	101110	114.89	57.44	28.72	
001111	197.61	98.81	49.4	24.7	101111	112.13	56.07	28.03	- 1
010000	-	100.18	50.09	25.05	110000	109.38	54.69	27.34	
010001	-	101.56	50.78	25.39	110001	106.62	53.31	26.65	-
010010	-	102.94	51.47	25.74	110010	103.86	51.93	25.97	-
010011		104.32	52.16	26.08	110011	101.1	50.55	25.28	-
010100	-	105.7	52.85	26.42	110100	98.35	49.17	24.59	17.0
010101	-	107.08	53.54	26.77	110101	95.59	47.79	23.9	350
010110	-	108.46	54.23	27.11	110110	92.83	46.42	23.21	1 1-1
010111	-	109.83	54.92	27.46	110111	90.07	45.04	22.52	
011000	-	111.21	55.61	27.8	111000	87.32	43.66	21.83	57.0
011001	-	112.59	56.3	28.15	111001	84.56	42.28	21.14	1 120
011010	-	113.97	56.99	28.49	111010	81.8	40.9	20.45	-
011011	-	115.35	57.67	28.84	111011	79.04	39.52	-	1041
011100	-	116.73	58.36	29.18	111100	76.29	38.14	-	8.53
011101	-	118.11	59.05	29.53	111101	73.53	36.76	-	-
011110		119.49	59.74	29.87	111110	70.77	35.39	-	-
011111	-	120.86	60.43	30.22	111111	68.01	34.01	-	-





(22) Temperature Sensor Calibration (R40H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Sensing Temperature	0	0	0	1	0	0	0	0	0	0
	1	1	D10	D9/TS6	D8/TS5	D7/TS4	D6/TS3	D5/TS2	D4/TS1	D3/TS0
	1	1	D2	D1	D0	-	-	-	-	_

This command reads the temperature sensed by the temperature sensor.

TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

D[10:0]: When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.

(23) Temperature Sensor Calibration (R41H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Calibrate Temperature	0	0	0	1	0	0	0	0	0	1
Sensor	0	1	TSE	_	-			TO[3:0]	

This command selects Internal or External temperature sensor.

TSE: Internal temperature sensor switch

0: Enable (default) 1: Disable; using external sensor.

TO[3:0]: Temperature offset.

TO[3]: sign bit 0b: + 1b: -

TO[2:0]: offset value

TO[3:0]	Calculation	TO[3:0]	Calculation
0000 b	0	1000	-8
0001	1	1001	-7
0010	2	1010	-6
		•••	•••
0110	6	1110	-2
0111	7	1111	-1

(24) Temperature Sensor Write (TSW) (R42H)

	1					r	r			
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	0	0	0	1	0
Write External Temperature Sensor	0	1	WATTR[7:0]							
	0	1				WMSB	[7:0]			
	0	0	WLSB[7:0]							

This command reads the temperature sensed by the temperature sensor.

WATTR: D[7:6]: I2C Write Byte Number

00b : 1 byte (head byte only)

01b: 2 bytes (head byte + pointer)

10b : 3 bytes (head byte + pointer + 1st parameter)

11b: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)

D[5:3]: User-defined address bits (A2, A1, A0)

D[2:0]: Pointer setting



WMSB[7:0]: MSByte of write-data to external temperature sensor.

WLSB[7:0]: LSByte of write-data to external temperature sensor.

This command only actives after RO4H(PON) or RO5H(PMES).

(25) Temperature Sensor Read (TSR) (R43H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Read External Temperature Sensor	0	0	0	1	0	0	0	0	1	1
	1	1	RMSB[7:0]							
remperature Sensor	1	1				RLSB[7:0]			

This command reads the temperature sensed by the temperature sensor.

RMSB[7:0]: MSByte read data from external temperature sensor.

RLSB[7:0]: LSByte read data from external temperature sensor.

This command only actives after RO4H(PON) or RO5H(PMES).

(26) VCOM and Data Interval Setting (R50H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval between	0	0	0	1	0	1	0	0	0	0
Vcom and Data	0	1	VBD	[1:0]	DDX	[1:0]		CDI[[3:0]	

This command indicates the interval of Vcom and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

VBD[1:0]: Border data selection

B/W/Red mode (BWR=0)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
	00	Floating		00	LUTB
0	01	LUTR	1(Default)	01	LUTW
0	10	LUTW	1(Default)	10	LUTR
	11	LUTB		11(default)	Floating

B/W mode (BWR=1)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
	00	Floating		00	Floating
	01 LUTBW (1→0)		1 (Dofoult)	01	LUTWB (1→0)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)
	11	Floating		11	Floating

DDX[1:0]: Data polality

DDX[1] for RED data, DDX[0] for BW data in the B/W/Red mode. DDX[0] for B/W mode.

B/W/Red mode (BWR=0)




DDX[1:0]	Data{Red, B/W}	LUT	DDX[1:0]	Data{Red, B/W}	LUT
	00	LUTW		00	LUTR
00	01	LUTB	10	01	LUTR
00	10	LUTR	10	10	LUTW
	11	LUTR		11	LUTB
	00	LUTB		00	LUTR
O1 (Default)	01	LUTW	11	01	LUTR
01(Default)	10	LUTR	11	10	LUTB
	11	LUTR		11	LUTW

B/W mode (BWR=1)

DDX[0]	Data{New, Old}	LUT	DDX[0]	Data{New, Old}	LUT
	00	LUTWW (0→0)		00	LUTBB (0→0)
0	01	LUTBW (1→0)	1(Dofoult)	01	LUTWB (1→0)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)
	11	LUTBB (1→1)		11	LUTWW (1→1)

CDI[3:0]: Vcom and data interval

CDI[3:0]	Vcom and Data Interval	CDI[3:0]	Vcom and Data Interval
0000 b	17 hsync	0110	11
0001	16	0111	10 (Default)
0010	15		
0011	14	1101	4
0100	13	1110	3
0101	12	1111	2



(27) Low Power Detection (LPD) (R51H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Datast Law Dawar	0	0	0	1	0	1	0	0	0	1
Detect Low Power	1	1	-	1	-	-	-	1	-	LPD

This command indicates the input power condition. Host can read this flag to learn the battery condition.



LPD: Interval Low Power Detection Flag

0: Low power input (VDD < 2.5V)

1: Normal status (default)

(28) TCON Setting (TCON) (R60H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Set Gate/Source Non-	0	0	0	1	0	1	0	0	0	0
overlap Period	0	1		S2G	[3:0]			G2S	[3:0]	

This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period		S2G[3:0] or G2S[3:0]	Period
0000b	4		•••	::
0001	8		1011	48
0010	12(Default)		1100	52
0011	16		1101	56
0100	20		1110	60
0101	24	-	1111	64

Period = 660 nS.



(29) Resolution Setting (R61H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	0	0	0	1
Cat D'autau	0	1	-	-	-	-	-	-	1	HRES[8]
Set Display Resolution Action	0	1			HF	RES[7	:1]			-
Resolution Action	0	1	-	-	-	-	-	-	-	VRES[8]
	0	1	VRES[7:0]							

This command defines alternative resolution and this setting is of higher priority than the RES[1:0] in R00H (PSR).

HRES[8:1]: Horizontal Display Resolution

VRES[8:0]: Vertical Display Resolution

Channel disable calculation:

GD: First G active = G0; LAST active GD= first active +VRES [7:0] -1

SD: First active channel =S0; LAST active SD= first active +HRES [8:1]*2-1



(30) Source & gate start setting(R62H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	0	0	0	1
Source &	0	1	-	-	-	-	-	-	-	S_start[8]
gate start		1	S_start[7]	S_start[6]	S_start[5]	S_start[4]	S_star[3]	S_start[2]	S_start[1]	S_start[0]
setting	0	1	-	-	-	gscan	-	-	-	G_start[8]
	0	1	G_start[7]	G_start[6]	G_start[5]	G_start[4]	G_start[3]	G_start[2]	G_start[1]	G_start[0]

1. S_Start [8:0]: which source output line is the first date line

2. G_Start[8:0]: which gate line is the first scan line

3. gscan: Gate scan select

0: Normal scan

1: Cascade type 2 scan

(31) Get status (R71H)

Actio	on	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Rea	ıd	0	0	0	1	1	1	0	0	0	1
Flag	js	1	1	-	-	I ² C_ERR	I ² C_BUSY_N	Data_flag	PON	POF	BUSY_N

This command reads the IC status.

I²C_ERR: I²C master error status.

I²C_BUSY_N: I²C master BUSY_N status (low active)

Data_flag: Driver has already received all the one frame data.

PON: 0: Not in PON mode.

1: In PON mode.

POF: 0: Not in POF mode.

1: In POF mode.

BUSY_N: Driver BUSY_N status (low active)

(32) Auto Measure Vcom (AMV) (R80H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically measure	0	0	1	0	0	0	0	0	0	0
Vcom	0	1	-	-	AMV	T[1:0]	XON	AMVS	AMV	AMVE

This command reads the IC status.

AMVT[1:0]: Auto Measure Vcom Time

00b: 3s 01b: 5s (Default)

10b: 8s 11b: 10s

XON: All Gate ON of AMV

0: Gate normally scan during Auto Measure VCOM period. (default)

1: All Gate ON during Auto Measure VCOM period.

AMVS: Source output of AMV

0: Source output 0V during Auto Measure VCOM period. (default)

1: Source output VDHR during Auto Measure VCOM period.



AMV: Analog signal

0: Get Vcom value with the VV command (R81h) (default)

1: Get Vcom value in analog signal. (External analog to digital converter)

AMVE: Auto Measure Vcom Enable (Disable)

0: Auto measure VCOM disable (default)

1: Auto measure VCOM enable

(33) Vcom Value (VV) (R81H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Automatically measure	0	0	1	0	0	0	0	0	0	1
Vcom	1	1	-			V	V[6:	0]		

This command gets the Vcom value.

VV[5:0]: Vcom Value Output

io output	
VV[5:0]	Vcom value
000 0000b	-0.10 V
000 0001b	-0.15 V
000 0010b	-0.20 V
:	
100 1110b	-4.00 V

(34) VCOM-DC Setting (R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Cot VCM DC	0	0	1	0	0	0	0	0	1	0
Set VCM_DC	0	1	-							

This command sets VCOM_DC value.

VDCS[5:0]: VCOM_DC Setting

oottiing	
VDCS[6:0]	VCOM_DC Value
000 0000b	-0.1V(default)
000 0001b	-0.15V
000 0010b	-0.2v
100 1110b	-4.0v

(35) Program Mode (PGM) (RAOH)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enter Program	0	0	1	0	1	0	0	0	0	0
Mode	0	1	1	0	1	0	0	1	0	1

After this command is issued, the chip would enter the program mode.

The mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be excuted if check code = 0xA5.



(36) Active Program (APG) (RA1H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Active Program OTP	0	0	1	0	1	0	0	0	0	1

After this command is issued, the chip would enter the program mode.

(37) Read OTP Data	(ROTP)	(RA2H)
--------------------	--------	--------

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	1	0	1	0	0	0	1	0			
	1	1		Dummy									
	1	1		The data of address 0x000 in the OTP									
Read OTP data for check	1	1		The data of address 0x001 in the OTP									
CHECK	1	1											
	1	1		The	data o	f addre	ss (n-1) in the	OTP_				
	1	1	The data of address (n) in the OTP										

The command is used for reading the content of OTP for checking the data of programming. The value of (n) is depending on the amount of programmed data, the \max address = 0xFFF.



The sequence of programming OTP



6. Optical characteristics

6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25 °C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYPE	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 6-1
Gn	2Grey Level	-	-	DS+(WS-DS)xn(m-1)	1	L*	-
CR	Contrast Ratio	indoor	8		-	-	ı
Panel's life		0℃~40℃		1000000 times			Note 6-2
	Image Update	Storage and transportation		Update the white screen			
Panel	Update Time	Operation		Suggest update once every 24 hours or at least 10 days to update again.			

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS

m: 2

Note 6-1: Luminance meter: Eye – One Pro Spectrophotometer


Note 6-2: Panel life will not guaranteed when work in temperature below 0 degree or above 40 degree. Each update interval time should be minimum at 180 seconds.

6.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd






6.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor white board \times (L center / L white board)$

L $_{center}$ is the luminance measured at center in a white area (R=G=B=1). L $_{white\ board}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



6.4 Bi-stability

The Bi-stability standard as follows:

Bi-stability	Result						
			AVG	MAX			
24 hours Luminance drift	White state	\triangle L*	-	3			
	Black state	∆L*	-	3			



7. Point and line standard

Shipment Inseption Standard

Part-A: Active area Part-B: Border area

Equipment: Electrical test fixture, Point gauge

Outline dimension:

Temperature	Humidity	111						
		Illuminance		Distance	Time	Angle		
23±2℃	55± 5%RH	1200~ 1500Lux		300 mm	35 Sec			
Causes		Spo	t size	· ·	Part-A	Part-B		
B/W spot in glass		$D \leqslant C$).25m	nm	Ignore			
-	0.2	5mm <	D ≤	0.4mm	4	Ignore		
Pin hole		0						
Scratch on glass	Length	n Width		Width	Part-A			
or Scratch on FPL or Particle is	L ≤2.0n	nm		W≤0.2 mm	Ignore	Lanoro		
	$2.0 \text{ mm} < L \le$	5.0mm	0.2 mm <w≤ 0.3mm<="" td=""><td>2</td><td>Ignore</td></w≤>		2	Ignore		
Protection sheet.	5.0 mm	< L		0.3mm < W	0			
		Ignore						
Air bubble	0.2 m	4	Ignore					
		0						
e Fragment								
S	Causes B/W spot in glass or protection sheet, foreign mat. Pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet.	Causes B/W spot in glass or protection sheet, foreign mat. Pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet. Air bubble Causes 0.2 Length 2.0 mm < L ≤ 2.0n 2.0 mm < L ≤ 5.0 mm	Causes B/W spot in glass or protection sheet, foreign mat. Pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet. Air bubble	Causes B/W spot in glass or protection sheet, foreign mat. Pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet. Air bubble	Causes B/W spot in glass or protection sheet, foreign mather pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet. Air bubble	Causes Causes B/W spot in glass or protection theet, foreign mather pin hole Scratch on glass or Scratch on FPL or Particle is Protection sheet. Air bubble Causes Spot size Part-A 1500Lux 300 mm 35 Sec Part-A 1gnore 0.25mm < D \leq 0.4mm 4 0.4mm < D 0 Length Length Length Vidth Part-A 1gnore 2.0 mm < L \leq 2.0mm 0.2 mm < W \leq 0.3mm 2 5.0 mm < L 0.3mm < W 0.3mm < W 0.3mm < D1, D2 \leq 0.2 mm 1gnore 0.2 mm < D1, D2 \leq 0.35mm 4 0.35mm < D1, D2 0		


Remarks: Spot define: That only can be seen under WS or DS defects.

Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded. Here is definition of the "Spot" and "Scratch or line defect".

Spot: W > 1/4LScratch or line defect: W ≤1/4L


Definition for L/W and D (major axis)

FPC bonding area pad doesn't allowed visual inspection.



Note: AQL = 0.

8. Packing





9. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.