

FPGA Peak Detector

2 Dec 2025

<http://>

Project manager

Project dates

19 Jan 2026 - 25 Apr 2026

Completion

0%

Tasks

24


Resources

0

Tasks

Name	Begin date	End date
Algorithm Level	19/01/2026	05/02/2026
DP Pseudocode	19/01/2026	05/02/2026
Logic Design	19/01/2026	05/02/2026
CP FSM	19/01/2026	05/02/2026
Interconnection	19/01/2026	27/01/2026
Port Define	28/01/2026	05/02/2026
Register Level	06/02/2026	25/02/2026
Cmd VHDL	06/02/2026	25/02/2026
Design & Sim	06/02/2026	25/02/2026
Data VHDL	06/02/2026	25/02/2026
Write Code	06/02/2026	18/02/2026
Design Testbench	19/02/2026	23/02/2026
Simulate	24/02/2026	25/02/2026
Assemble	26/02/2026	06/03/2026
Packaged VHDL	26/02/2026	06/03/2026
Link generator	26/02/2026	03/03/2026
Test and verify	04/03/2026	06/03/2026
Synthesis	09/03/2026	06/04/2026
FPGA Bitstream	09/03/2026	06/04/2026
Link Rx & Tx	09/03/2026	11/03/2026
Timing Constrain	12/03/2026	06/04/2026
Submission	07/04/2026	24/04/2026
Report	07/04/2026	24/04/2026
Video	07/04/2026	24/04/2026

Gantt Chart



Resources Chart

		2026			
Name	Default role	February	March	April	May