

20/11/2024

ESD


~~How to start research~~

* Microprocessor vs Microcontroller


* CISC vs RISC

* Von Neumann vs Harvard

* Serial Peripherals I2C, UART, SPI



Von



Harvard

ESD

- * To be Real-Time is...
services must provide upon request prior to a deadline.
- A deadline is a constraint for processing
- * Impact of a missed deadline as specified by design constraint.
 - loss of property, life, financial or system itself. (Hard Real time)
 - soft Real time.
- * Examples of Real Time systems.
- * Examples of RT embedded systems. RT must have deadline
- * Rate Monotonic Concepts.
RMA saved the landing of Apollo 11

Priority Driven



→ Fixed

→ Rate Monotonic

→ Deadline Monotonic

→ Dynamic → Earliest Deadline First

→ SL Least Slack/Laxative Scheduling

ith task

Task_i(φ, P, E, D)

Phase

Period

execution time

Deadline (in some cases relative deadline)

(Time of first release)

 $T_3 \phi = 13 \rightarrow$ it means that Task 3 starts at the 13th time step.

* Rate Monotonic:

$$\text{Rate} = \frac{1}{\text{period}}$$

Higher the

Rate or lower the period
↓

Higher the priority

$T_i(Q, P, E, D)$

$T_1(0, 20, 3, \infty)$


in Rate Monotonic,
Deadline doesn't matter.

$T_2(0, 5, 2, \infty)$

$T_3(0, 10, 2, \infty)$

priority:

At 5, T_2 appears again and, $T_2 > T_1$, so T_2 will overwrite T_1 . Then T_1 will continue.



T_1

T_2

T_3

$$\text{LCM}(20, 5, 10) = 20$$

Execution time
will always be lower
than the deadline.

\rightarrow so, priority : $T_2 > T_3 > T_1$

- * Execution time can be greater than period time but that would not result into errors in the system.

It will fill the memories and spaces.

Deadline Monotonic

$$T_1(50, 60, 25, 100)$$


$$T_2(0, 62.5, 10, 20)$$

$$T_3(0, 125, 25, 50)$$

from 50° to 150° , it has to execute once at least

priority: If $D \downarrow$ higher priority.

\therefore priority : $T_2 > T_3 > T_1$



ESD

* Dynamic \rightarrow Earliest Deadline first

Absolute deadline

= Relative deadline
 (RD)
 (R) Release time

$$T(\varphi, p, E, RD)$$

$$T_1 (0, 2, 0.9, 2)$$

$$T_2 (0, 5, 2.3, 5)$$

* whichever was running — should continue running when possible


$$2.3 - 1.1 = 1.2$$

$$1.2 - 1.1 = 0.1$$

$$2.3 - 1 = 1.3$$

$$1.3 - 1.1 = 0.2$$

$$P = 8 + 0.5 \rightarrow \text{optimal}$$



Priority: T₁ > T₂

But deadline must be finished before starting a new one

* LST:

Slack time ↓ Priority ↑

Slack time = $AD - t - e'$

↳ Remaining
current execution time
time step

$$T(\varphi, P, E, AD)$$

$$T_1(0, 20, 3, 7)$$

$$T_1(AD) = 7 + 0 = 7 \quad t_1 = 0 \quad e'_1 = 3$$

$$T_2(0, 5, 2, 4)$$

$$T_2(AD) = 4 + 0 = 4 \quad t_2 = 0 \quad e'_2 = 2$$

$$T_3(0, 10, 2, 8)$$


$$T_3(AD) = 8 + 0 = 8 \quad t_3 = 0 \quad e'_3 = 2$$

$$\therefore \text{Slack}_{T_1} = 7 - 0 - 3 = 4$$

$$\text{Slack}_{T_2} = 4 - 0 - 2 = 2$$

$$\text{Slack}_{T_3} = 8 - 0 - 2 = 6$$

Priority at first: $T_2 > T_1 > T_3$
(Time step 0)



* if another instance of a task arrives before the first one arrives then

i.e., T_{21} (some values) \rightarrow first complete then
 T_{22} (some values) \rightarrow then
 T_{22}

The charts Time step \rightarrow

	0	1
$T_1(0, 20, 3, 6)$	3	2
$T_2(0, 5, 2, 5)$	3	3
$T_3(0, 10, 2, 8)$	6	5

- we could've chose Either T_1 or T_2 at 0.


- But tiebreaker \rightarrow Run the task that was running

Slack time ↓ priority ↑

Slack time

	0	1	2	3	4	5	6
$T_1(0, 20, 4, 6)$	2	2	2	1	0	-1	
$T_2(0, 5, 2, 5)$	3	2	1	0	3	2	
$T_3(0, 10, 2, 8)$	6	5	4	3	2	1	0

Done with execution



$$\text{At } 5, \quad T_2(\text{AD}) = 5 + 5 = 10$$


$$\text{Slack} = 10 - 5 - 2 = 3$$

- * if there's starvation is significant, discard the task.
It works for all of the algorithms.

ESD Priority Inversion


critical section


- Accessing the same resources. Then manipulate the same resource.




P = locking

V = unlocking






Priority $J_2 > J_1$



examples:




Here, in CS, H and L are trying to use the same resource.

where did the priority inversion happen?


L had lower priority but still it was running its CS even though H arrived.


* priority: H > M > L




* Priority Inheritance

priority
J1 > J2 > J3






example 2:



ESD

priority Inheritance Deadlock:

- circular dependency



Solution: Priority ceiling (it works before priority inheritance)

- The job specifications needs to be known before design time
- Assigning resources at design time. (Before simulation)

Resources

s $J(s) > s, s''$

s' J'

s'' J''

Conditions:

i) assign priority ceiling ii) a resources has to be free

iii) then other jobs has to exceed the priority ceiling of that resource



priority: $J_1 > J_2 > J_3$

1) Assign priority ceiling.

$a \rightarrow 1$ (J_1, J_2 both want a , J_1 has higher priority. That's why value is 1)
 $b \rightarrow 1$ (same as a)

$$\approx \begin{bmatrix} a \rightarrow P_1 \\ b \rightarrow P_2 \end{bmatrix}$$

Solution?



When J_1 was trying to access a , even though it was free, other jobs' ceiling doesn't exceed "1".
↳ that resource being "b". since J_1 has to work with both a and b .


since $a \neq b$, so that's why the third condition doesn't satisfy

Examples
one

- $a \rightarrow 1$ (J_1, J_3 will access a) $J_1 > J_3$
 $b \rightarrow 1$ (J_1, J_3 will access b) $J_1 > J_3$
 $c \rightarrow 2$ (J_2 will access c)

$$\approx \begin{bmatrix} a \rightarrow P_1 \\ b \rightarrow P_2 \\ c \rightarrow P_2 \end{bmatrix}$$

- $t_0 \rightarrow J_3(c)$ then b
 $t_1 \rightarrow J_2(c)$ \vdash
 $t_2 \rightarrow J_1(a)$ then b
 \vdash



Exam:

- i) A scenario will be given. find the problem in the scenario and then fix it.

ii)

ESD

* types of times

elapsed time

specific delay

timed out \rightarrow if deadline is not met

deadline

* States

- State Behaviors


- Events

- Exceptions

* Computational Model


- There's a formal way of expressing the model.

* Dependency graph




t_2, t_3 can work only if t_1 is done.





$(t_1$ needs an input token to start)

$(t_2$ needs an input token and t_1 to finish to start)




Means that t_3 and t_4 are on the same level.

ESD

Modeling and specifications

- Model & system



* Types of Communication


- Based on Synchronization
 - Sync
 - async
- Based on method
 - Shared memory
 - Message Passing

* FSM

* State Machine Elevator example question.

* FSM - Statechart Hierarchy

How states can change based on events.



FSM


* Statechart (concurrency)

* FSM - Timed (Answering Machine)

{Timed Automata} < Answering Machine >


* SDL - Hierarchy

FSM are building blocks
of FSM






initial state



→ state



input



output

* SDL representation of FSM

- Declarations & Assignments of Variables in SDL

- SDL process interaction.

Alternative view

with corresponding queues

- SDL subsystems [Blocks inside Blocks]

- SDL timers

setting the timer: $\text{SET}(\text{A now} + T, Z)$

if times out? then go to A right away.

if not, then reset(Z) then go to A.


03/03/2024

ESD

* Petri net

→ definitions

Places → places → transitions, Arcs



dots inside the places → tokens





Places = $P_1, P_2, P_3 \dots P_n$

transitions = $t_1, t_2, t_3 \dots t_n$





* tokens & Firing







How to
Never run out of tokens!



* inhibitor arc → if a place has no token
then it becomes active




Not working




working


* Exam → a petri net will be given and you'll be asked to follow through.




Next step:






Next step:





* exam: A diagram will be given, then convert it
to petri net



↓



↓



Optimizations

- Merging of tasks

- Splitting of tasks (resources g doesn't get blocked, more flexibility but more overhead)

Example


High-level optimizations:

C works in row major. When the array is called, the blocks of allocated memory gets cached. More Misses than hits \rightarrow poor cache behavior.

\rightarrow When row wise is better or worse than column wise traversal.

For 3D, k is rowwise in terms of j and columnwise in terms of i.

or



→ for the above not holding or being ~~not~~ other wise
improves up (in what way)

Example

image

Optimizations

- Merging of tasks
- Splitting of tasks (resources g doesn't get blocked, more flexibility but more overhead)

Example

High-level optimizations:

C works in row major. When the array is called, the blocks of allocated memory gets cached. More Misses than hits \rightarrow poor cache behavior.

\rightarrow When row wise is better or worse than column wise traversal.

for 3D, K is rowwise in terms of j and columnwise in terms of i.

07/03/24

ESD

Right side is better in terms of merging.

page - 19 : Top right is good en..

But bottom right is better.

Better locality = Better cache.

→ Better performance.



unrolling, assigning etc...

Important


- Array folding
- SOA

10/03/2024


ESD



Concurrency



Synchronization




Mutually exclusive

either T_1 or T_2 will be activated. Since there's only one token available. So Non-deterministic.


Places \equiv conditions

transitions \equiv events


Classroom available



Mutually exclusive \rightarrow if one takes place then the other one doesn't take place.



Here T_1 can happen, But the conditions don't fulfill in case of T_2 .




Hence, T_1 won't get triggered. T_2 will.

- * One use case of petri nets could be ; usage of shared resources.

Make sure t_1 and t_2 don't collide

* one use case of petri nets could be; usage of shared resources.



* 3 philosopher problem

3 actions?

- Eating

- Thinking

- Getting Forks

they need two forks to eat. But there's only three forks available.

ESD


Array Folding

unbounded
inter
intra

→ point → Optimization of Memory Allocation.

intra
inter array folding: only allocate memory when

needed and then deallocate it when it's
not needed.




t_3 is only used at t_1 , 0 is free until t_3 .

So, we can just replace keep the values of 3 at index 0 at t_1 . Since 0 is not used.

This allows the 3rd index to be free.

(Freeing the Memory) \rightarrow (so Memory optimization)




inter array folding:

* SOA


we make sure execution cycle cost isn't high.

sequence = { b, d, a, c, d, c }



		cost
b	load AR, 1	1
d	AR++=2	2
a	AR--=3	3
c	AR++=2	4
d	AR++	4
c	AR--	4
	No cost	


let's say we figured out the best way to
layout ↗ keep the data.



	cost
AR, 0	1
++	1
++2	2
--	2
--2	2
++	2

So, How to get the optimal layout?

$$\text{seq} = \{ b, d, a, c, d, c \}$$



arc value = the times the pattern comes

(c to d are
d to c happens
twice)

purpose → create a graph that helps us to create the optimal layout.

observation

- there's no cycle
- Nodes will be visited once
- Hamilton path figuring
- It will be a tree
 - ↳ one node can be connected with at most two nodes.

So

Answer: Minimum spanning tree

- ① High valued arcs should be together.


(c,d) 2

(a,c) 1

(a,d) 1

(b,d) 1

sorted via weight-wise.




i) take the highest ones first

ii) check:

1) degree < 3

(i) No cycle creation
~~(ii) tree must~~
if not then

- backtrack and choose another arc



degree of d becomes 3.

So backtrack (we can't

choose (a,d))

ESD

Test bench Coverage Examples

Simulation-based input : we have to consider all the possible inputs

10, 11 inputs provides all the possible outputs of the models.

	10	11
XOR	1	0
NAND	0	1

[1, 0, All possible outputs are there]

* FSM

I = Inputs O = Outputs Q = all sets Q₀ = initial states

f = transition functions H = final states

here, even though the inputs are the same, all the other things can be different.

* FSM equivalence checking - Algorithm.


- i) find all the possible states $(Q_1 \times Q_2)$
- ii) for every same input, from each possible state, find destination states
- iii) then check if destination states

$$Q_1 = \{p, q\}$$

$$Q_2 = \{r, s, t\}$$

$$\Sigma = \{a, b\}$$

$$Q_1 \times Q_2 = \{ (p, r), (p, s), (p, t), (q, r), (q, s), (q, t) \}$$



Mismatches

ar

ps

pt


But, there's no lines between them.

so green light

if there was this line then the FSMs would've been non-equivalent

- these have to be NOT mismatches. Here, (qr) is a mismatch. Because q is a final state but r isn't. Same goes for (ps) (pt) .

* Model Checking - the one with properties



These properties will be given:

$$\forall s_2 = \text{false}$$

$$E_{s_2} = \text{true}$$

$$\forall s_2 \rightarrow s_3 = \text{true}$$

$$\forall \text{reach } s_4 = \text{false}$$

(there's a loop in s_2 and s_3 ...
might never go to s_4)

if these are all true

then Model-check is successful

ESD

Introductory + Hardware stuff → Mukhosto jinish
 , → 1 question

Model specifications → timed automata, SDL

petri nets → Advanced, scenario

Scheduling → 1

priority protocols → 1

optimizations, validations, verifications → 1

implementation Related stuff mainly

MJD Related stuff →

Group

Presentation

on

Topic

Optimizations → Memory, Execution time

→ How to allocate Memory

inter- array folding → between arrays

intra " " → between elements of the same array

instead of allocating different spaces for

different arrays, after an array's access time is over,
deallocate the memory and replace it with a different
array.

* ARM vs x86

→ ARM performance has come a long way. The performance
is closer to x86 even though energy cost is very low.

Fast floating point operations, large L1 cache

and no register renaming

Page → 24