

UNIT - 3

1. Flip-Flops
2. Gated Latches
3. Masterslave - Flip-Flops
4. Edge triggering
5. T-Flip Flops
6. Registers and shift registers
7. Registers and shift registers
8. Counters
9. Decoders
10. Multiplexers
11. Programmable logic devices (PLDs)
12. Programmable array logic (PAL)
13. Complex Programmable logic devices (CPLDs)
14. Field programmable gate array (FPGA)
15. Sequential circuits
16. Up-down counters
17. Timing Diagrams
18. The finite state machine model
19. Synthesis of finite state machines


Flip-Flop :- A flip-flop is a sequential logic circuit which has two stable states and can store binary data.

- A Flip-flop is a logical circuit used in digital electronics with two stable states to store binary data.
- Flip-Flops along with latches are used for data communication and performing different operations inside the systems.
- Both are used as data storage elements.
- These works as gating and clocking mechanisms.

A sequential circuit that consists of two stable states which is used to store binary data that can be changed by applying varying inputs.

Definition of Sequential Circuit :-

- In a sequential circuit the present output depends on the present input as well as past output or outputs.
- It means the sequential circuit keeps track of previous output and helps to generate present output.



- Flip-Flops are edge triggered and Latches are level triggered.
- Both work as temporary data storage elements.
- Both can be implemented using various digital logic gates like - AND, OR, NOT, NAND or NOR gate


- Latches can work as data storage element, logic circuit, flip-flop circuit, state machine and memory elements.
- There are two types of latches available -
 - i) S-R Latch (Set, Reset Latch)
 - ii) D Latch (Data Latch)
- Flip-Flops only changes states when a control signal goes from high to low or low to high. But in Latches output can change as soon as the input changes.
- Flip-Flop is a synchronous circuit uses a clock.
- It can be also said as gated or clocked Latch.
- Flip-Flops can be of different types
 - i) S-R Flip-Flop
 - ii) J-K Flip-Flop
 - iii) D Flip-Flop with enable input
 - iv) T Flip-Flop

S-R Flip-Flop :-

- It is the most common type of flip-flop.
- This flip-flop circuit has a set input(S) and reset input(R).
- Here in this system if you set S as active the output would be high(Q) and \bar{Q} will be low.

NAND S-R Latch :-

- NAND SR Latch uses 2 cross-coupled NAND gates.
- Uses 2 inputs S as set and R as reset.



Truth Table :-		
S	R	Q($Q+1$)
0	0	Set
0	1	Reset
1	0	Hold (Q)
1	1	Indeterminate

check

$S=0, R=0$	$Q=0$
$S=1, R=0$	$Q=1$

$S=0, R=1$

$S=0, R=1$	$Q=0$
$S=1, R=1$	$Q=1$

$S=1, R=0$

$S=1, R=0$	$Q=1$
$S=0, R=0$	$Q=0$

$S=1, R=1$

$S=1, R=1$	$Q=0$
$S=0, R=1$	$Q=1$

$S=0, R=1$

$S=0, R=1$	$Q=0$
$S=1, R=1$	$Q=1$

$S=1, R=0$





$S=1, R=0$	$Q=1$
$S=0, R=0$	$Q=0$

$S=1, R=1$

$S=1, R=1$	$Q=0$
$S=0, R=1$	$Q=1$

S	R	Q(next)
0	0	Invalid
0	1	0 (No change in output state)
1	0	\bar{Q} (Output of previous state) $\Rightarrow Q = \bar{Q}$
1	1	Hold (previous output) $\Rightarrow Q = \bar{Q}$

ed When setting both S & R high, Q & \bar{Q} will be high. So we have to check.



→ In NAND SR latch if we input $S=0$ and $R=0$ then the output will be invalid. Because if one of the inputs to NAND gate is 0 then the output will be 1.

→ Hence in $S=0$ case the result $Q=1$ and $\bar{Q}=0$ is impossible.

→ If we input $S=0$ and $R=1$ then the output will be 1.

As if we input $S=0$ the value of $Q=1$.

so if we input $Q=1$ and $R=1$ the output will be which is valid as $Q=1$ and $\bar{Q}=0$.

→ If we input $S=1$ and $R=0$ then the output is 0.

As if we input $R=0$ then $\bar{Q}=1$.

If we input $S=1$ and $\bar{Q}=1$ then the output is 0, which is valid as $Q=0$ and $\bar{Q}=1$.

→ If we input $S=1$ and $R=1$ then the output is considered as hold condition or generates previous output as -

$$\text{for } S=1 \quad \overline{1 \cdot Q}$$

$$= \overline{1} + \overline{Q}$$

$$= 0 + Q = Q$$

= Previous Output Q


$$\text{for } R=1 \quad \overline{Q \cdot 1}$$

$$= \overline{Q} + \overline{1}$$

$$= \overline{Q} + 0$$

= \overline{Q} (Previous Output \bar{Q})


NAND SR flip-flop :-



Truth Table :-

Clock	S	R	Q
Not triggered	X	X	0
Triggered	0	1	1
Triggered	0	0	0
Triggered	1	1	1
Triggered	1	0	0

If $S=0, R=0$




If $S=0, R=1$



If $S=1, R=0$




If $S=1, R=1$




Truth Table:

Clock	Q	R	Q(next)
Not triggered	X	X	An invalid state.
Triggered	0	0	Hold (previous output)
Triggered	0	1	0 (Reset)
Triggered	1	0	1 (Set) if the clock is valid
Triggered	1	1	Invalid


If $S=0, R=0$




If $S=0, R=1$



If $S=1, R=0$




If $S=1, R=1$




- In NAND SR Flip-Flop if we input clock=triggered, and S=0, R=0 then the output will be hold.
- As if inputs S=1 and R=1 in latch and the output of which is hold.
- If we input S=0 and R=1 and clock=triggered, then the output will be 0 (Reset).
- As if S=0, clock=1 then it generate 1.
- If R=1, clock=1 then it generate 0.
- If we input S=1 and R=0 in latch then it generates 0.
- The state is called reset as 1 is at reset option.
- If we input S=1 and R=0 and clock=triggered, then the output will be 1 (Set).
- As if R=0, clock=1 then it generate 1.
- If S=1, clock=1 then it generate 0.
- If we input S=0 and R=1 in latch then it generates 1.
- The state is called set as 1 is at set option.
- If we input S=1 & R=1 and clock=triggered, then the output will be invalid.
- As if S=1, clock=1 then it generates 0.
- If R=1, clock=1 then it generates 0
- If S=0, R=0 is input into latch then it generates invalid result.


Block diagram of SR Flip-Flop :-



- D Latch :-
- D latches are called
 - There are implemented
 - i) D: Data or
 - ii) clock pulse
 - The output of the terminal is stored
 - When the clock signal edge of the clock



Circuit diagram




Truth Table

Clock	Not triggered	Triggered
0	Q	Q
1	Q	Q'
1	Q'	Q


D Latch

- D latches are called as transparent latch.
- They are implemented using 2 inputs.
 - i) D: Data or Delay
 - ii) clock pulse

- The output of the latch follows the input at Q terminal as long as the clock signal is high.
- When the clock signal goes low the output of the latch is stored and held until the next rising edge of the clock.



Circuit diagram of NAND D - flip - flop :



Truth Table


Clock	D	Q_n	$Q_{(n+1)}$
Not triggered	0	X	Q_n (Hold)
Triggered 1	0	0	Previous output
Triggered 1	1	1	1

check


clock - not triggered :



clock - triggered - , $D = 0$:



clock = 1 , $D = 1$



→ AS D Flip-Flop is a transparent flip-Flop when D is 0 it generates 0 and when D is 1 it generates 1 as output.

JK flip-flop:


→ JK Flip-Flop is most widely used flip-flop.

→ It solves the drawback of SR flip-flop of giving invalid result for (1,1) using the advanced feature of SR flip-flop.


→ It generates the outputs Q and \bar{Q} .

→ It uses the SR flip-flop as its technology, and uses one more feature of using the outputs Q & \bar{Q} as the feedback.

Block diagram



Circuit diagram




→ $Q = 0$. $\bar{Q} = 1$
→ $Q = 1$. $\bar{Q} = 0$
→ output = 1
 $Q = 1$

Truth Table


CLOCK

Not triggered

Block diagram of JK flip-flop:





Circuit diagram of JK flip-flop:



check

$$\begin{array}{ll} \text{1. } Q = 0, \bar{Q} = 1 \\ \bar{Q} = 1, \bar{\bar{Q}} = 0 \end{array}$$

$$\begin{array}{ll} \text{Output} = 1 & \text{Output} = 0 \\ Q = 1 & Q = 0 \end{array}$$



Truth Table

CLOCK	J	K	$Q(n+1)$
NOT triggered	0	X	Q_n
1	0	0	Hold
1	0	1	0
1	1	0	1
1	1	1	Toggle

→

In case-1 when we input $Q=0$ and $\bar{Q}=1$ we have to input $(1,0)$ in latch which generates $Q=1$.

$Q=1$

→ In case-2 when we input $Q=1$ and $\bar{Q}=0$ we have to input $(1,0)$ in latch which generates $Q=0$.


As $Q=0$ provides $Q_{n+1}=1$

$Q=1$ provides $Q_{n+1}=0$

It means the result is toggled.


T-Flip-Flop :-

The block diagram of T-Flip-Flop :-



Clock	T	Q (output)
Not triggered	0	X
Triggered	1	Qn
Triggered	1	Qn'

circuit diagram of T-Flip-Flop :-



The equation

$Q_{n+1} = T \cdot Q_n + \bar{T} \cdot \bar{Q}_n$

Applications

1. Counter
2. Frequency
3. Shift
4. Storage
5. Bounce
6. Data
7. Logic
8. Prim

Truth Table :-

clock	T	Qn	Qn'
Not triggered	0	X	X
triggered	0	0	1

- It generates
→ It generates
1 in case

Excitation Table

clock	T	Qn	Qn'
Not triggered	0	0	0
triggered	0	0	1



- It uses JK flip-flop with XOR latch.
- When JK in JK flip-flop than it becomes T flip-flop.
- When the clock is not triggered previous output will be generated.
- When the clock is triggered to 1, then it will toggle the result.

Truth Table :

clock	T	Qn	anti previous output
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1

- It generates XOR results.
- It generates 0 in case of similar inputs.
- 1 En case of dissimilar inputs.

Excitation Table :

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0

It works like a JK flip-flop but it has only one input T.

It performs edge-triggered logic operation.

It generates 0 or 1 output depending on the trigger edge.

The equation of T flip-flop is

$$Q_{n+1} = T \oplus Q_n$$

Application of flip-flop:

1. Counters
2. Frequency dividers
3. Shift registers
4. Storage registers
5. Bounce elimination switch for address register
6. Data storage
7. Data converter
8. Latch
9. Primary memory



→ Master Slave Flip-Flop:

Race around condition in JK flip flop:

In JK flip flop if $J=K=1$ and clock = 1 then the Q is toggled, we have experienced.

If such condition arises for longer period of time as long as the clock is high, one 1, then this is the output of the flip flop unstable or uncertain.

This problem is caused as race around condition in JK flip flop.

This problem can be avoided by ensuring that the clock input can be 1 only for a short period of time.

This leads to use of master slave flip flop.

Architecture of Master Slave Flip-Flop:


The Master slave JK flip flop is basically a combination of a JK flip flops connected together in a series configuration.

One flip-flop work as master and other as slave.

The output from the master flip flop is connected to the inputs of the slave flip-flop where the output is feedback to the inputs of the master flip-flop.

In addition to these two flip flops, the circuit also includes an inverter. The inverter is connected to clock pulse in such a way that inverted clock pulse is given to the slave flip flop.

In other words if CP (clock pulse) = 0 for a master flip flop then $CP=1$ for a slave flip flop. If $J=0$ and $K=1$ for a master flip flop then it is set to 0 for slave flip flop.



Working of Master

When clock pulse

the JK inputs make information is given to the slave and on

firstly the master

and the slave flip

so the master

if $J=0$ and $K=1$

goes to the K of

the slave to make

it $J=1$ and K

goes to the J of

inverts the J of

master.


If $J=1$ and $K=0$

of the clock

for negative

if $J=0$ a

set to 0 for slave flip-flop.



Working of Master-Slave :-

- i) When clock pulse goes to 1, the slave is isolated, the JK inputs may affect the state of the system. It is isolated until CP goes to 0, information is passed from the master flip-flop to the slave and output is obtained.
- ii) Firstly the master flip-flop is positive level triggered and the slave flip flop is negative level triggered so the master responds before the slave.
- iii) If $J=0$ and $K=1$, the high \bar{Q} output of master goes to the K input of the slave and the clock forces the slave to reset. Hence, the slave copies the Master.
- iv) If $J=1$ and $K=0$ the high Q output of the master goes to the J input of the slave and the negative transition of the clock sets the slave, copying the master.
- v) If $J=1$ and $K=1$ it toggles on the positive transition of the clock and hence the slave toggles on the negative transition of the clock.
- vi) If $J=0$ and $K=0$ the flip flop is disabled and it remains unchanged.

Register

- Register is a group of flip-flops to store group of bits.
- A 'n' bit register consists of group of n flip-flops, which are capable of storing n bits of binary information.
- Registers are some combination of gates which can perform certain data processing task.




Diagram of Register | Register is nothing but a group of flip-flops connected in parallel.

- In the above diagram a register is connected with type construction.
- A common clock input triggers to all flip-flops on the positive edge of the clock pulse and the binary data is available in 4 inputs - D_1, D_2, D_3, D_4 .
- The clear signal connected to all the flip-flops. When the signal value goes to 0 then all the flip-flops reset to 0 synchronously.
- The clear input is useful for buffer cleaning the register.
- The load signals and reseeds are used for helping the flip-flop to load the binary information.

→ Shifting registers

- If a register stores 4 bits of data then it is called as 4 bit register.
- If the register is parallel then the data is stored in parallel form.
- In a shift register the data is shifted in a serial manner.
- There are two methods of shifting
 - 1) Serial
 - 2) Parallel
- In Serial shifting the data is shifted one bit at a time.
- In parallel shifting the data is shifted in parallel.
- Shift register is based on shift register.
- Serial
- Serial
- Parallel
- Parallel
- The bits of clock are shifted left direction.
- In bidirectional shifting the bits are shifted in both directions.
- This is


Shift register :

- If a register is capable of shifting binary information either to the left or right is called as shift register.
 - It permits the stored data to move from a particular location to some other location within the digital system.
 - In a shift register the flip-flops are connected in such a way that the bits of the binary number entered into the shift register.
 - Two methods of shifting binary register are :
 - i) Serial shifting.
 - ii) Parallel shifting
 - iii) In serial shifting method it shifts 1 bit at a time in serial manner beginning with MSB or LSB.
 - iv) In parallel shifting operation all data gets shifted simultaneously during a single clock pulse.
- Shift registers are classified into 4 types based upon how binary information is entered or shifted.
- v) Serial In Parallel OUT . (SIP0)
 - vi) Serial In serial Out .(SISO)
 - vii) Parallel In Parallel Out .(PIPO)
 - viii) Parallel In serial Out ..(PISO)
- The bits are shifted on flip-flops with the occurrence of clock-pulse either in the right direction or left direction which is known as right shift or left shift respectively.
 - In bidirectional shift register the data can be shifted from left to right as well as in reverse direction using the mode control.
 - This is also known as universal shift register.

Type of Shift Register:


i) Parallel In Parallel Out (PIPO):

In this type of register the data are loaded (parallel or serial) supplied through the Input line, it processes the stored data through parallel lines.




ii) Serial In Serial Out (SISO):

In SISO shift register the data are input through a single line and outputs can be collected through another single line.




i) Parallel In Serial Out (PISO):

In this shift register the data entered through parallel lines and stored data are collected through a single serial line.




ii) Parallel In Parallel Out (PIPO):

In PIPO shift register the data entered through parallel terminals and collected through parallel terminals.



Bidirectional Shift Register :-

- A bidirectional shift register is something on which the shifting of data can be possible in both directions either En right or left.
- Hence the binary numbers can be divided into parts by shifting into one stage to right and other to left.



Application of Shift Registers:-

- The primary use of shift registers are for temporary data storage and bit manipulation.
- Some of the common applications are -

⇒ Delay Line (Time delay) -

A SISO shift register can be used to introduce delay line. It means delta (Δt) = t :

In digital signal it is given by

$$\Delta t = N \times \frac{1}{f_c}$$

N = No. of Signals

f_c = clock frequency

ii) Serial to Parallel converter:

The data in serial form can be converted to parallel form by using serial in parallel out shift register.

iii) Parallel to serial converter:

The data in parallel form can be converted into serial form by using parallel in serial out shift register.

iv) Ring Counter:

If the serial output Q_n of a shift register is connected back to the serial input. Then the injected pulse will keep circulating. This circuit is called ring counter.

v) Twisted Ring Counter:

In a shift register if the new complement is connected back to the serial input. Then the resulting circuit is known as twisted ring counter.

vi) Sequence Counter:

If a circuit generates a prescribed sequence of bits in synchronous clock, then it is called sequence generator / counter.

Counter:


→ It is a sequential circuit consisting of a set of flip-flops connected in a suitable manner to count a sequence of input pulse.

→ It is classified into 4 categories.

- i) Asynchronous or Ripple counter
- ii) Synchronous counter
- iii) Modular counter
- iv) Serial or multimode counter

Q) Asynchronous or Ripple Counter


- It can be constructed by using minimum number of hardware so that each flip-flop is triggered by the output from the previous flip-flop.
- It consists of a series of connections of complementing flip-flops the output of each flip-flop connected to the clock input to the next higher flip-flop with positive edge triggering.
- The flip-flop holding the least significant bit (LSB) receives the incoming count pulse.
- A complementary flip-flop can be obtained from a T flip-flop.




- Asynchronous counters can be designed either using T or JK flip-flops.
- As the asynchronous counters does not depends on the same clock signal, the output of one flip-flop will be sent as input to the next flip-flop.
- It provides separate outputs from each flip-flop.
- As the output of one flip-flop is used as the input of the next hence it has no race.

- next flip-flop is set or reset by the output of previous flip-flop.
- The asynchronous counter can be called as the ripple counter.
- The count is not pre-determined.
- ii) Synchronous Counter ~~with flip-flops~~

- In this case the counter refers to something where one flip-flop will co-ordinate with the other flip-flop based on time.
- Hence the same clock-pulse provided as reference to all the flip-flops.
- The counter that uses the clock signal before transition from one state to another is known as synchronous counter.
- Hence all the flip-flops are triggered by the same clock signal.
- Here all the flip-flops are connected and the output state of the previous flip-flop determines the change in the current state of the flip-flop.




- This counter circuit will usually employ flip-flops with complementing capability.
- Both T. and JK flip-flop designs have the same property.
- In case of JK, if $J=K=1$ and the clock goes through a possible transition then the complemented value will be the outcome.



- The output of the flip-flop doesn't change if $I_1 = I_2 = 0$.
- The counter may be controlled with an enable input that turns the counter on or off without removing the clock signal from the flip-flop.
- The chain of end gates generates the required logic i.e. the J and K input and output carry is extended to the next stage's next flip-flop.


Modular counters are ring counters.

- It is the simplest example of shift register used for ring counters which only contains a single logical value of 0 or 1 . This value circulates the total cycle length distributed to the number of stages.
- It is used for the applications where the counter has to be recognised in order to perform some other logical performances.
- The output of one stage is used as the input to the same stage and the output of the final stage will be the ^{feedback} input to the first stage.



Decoder:
The decoder decoder takes two active output signals as inputs and produces a 3-bit binary code into each output line of the possible controls.


2 to 4 Decoder:



In a 2 to 4 decoder, there are 2 control signals and 4 control Truth Table:

I ₁	I ₂	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	0	1
1	1	0	0	1	0


Circuit Diagram:



Decoder :-

- The decoder decodes the coded input signals into an active output signal.
- A Decoder is a logical circuit which converts 2^n bit binary code into 2^n output lines such that each output line will be activated for one of the possible combination of input values.

2 to 4 Decoder :-



(Block diagram of 2 to 4 Decoder)

In a 2 to 4 decoder there will be 2 control input signals and 4 control output signals.

Truth Table :-

I ₁	I ₂	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$D_0 = \overline{I_1} \overline{I_2}$$

$$D_1 = \overline{I_1} I_2$$

$$D_2 = I_1 \overline{I_2}$$

$$D_3 = I_1 I_2$$


Circuit Diagram:-



Encoder :-

- An encoder is a digital circuit which performs the Inversion operation of a Decoder, so that opposite of Decoding process is called encoding.
- An Encoder converts the active input signals into a coded output signals.

Block Diagram



- It has n input control lines.
- It has a Select input signal.
- Only one output will be generated from the n input signal but at the same moment only one input signal is activated at a time.
- Hence n bit data will be encoded into one output.


An octal to Binary encoder :-

An octal to binary encoder accepts 3 inputs and produces 3 bit output code corresponding to the active signal.

Truth Table :-

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	I ₀	I ₁	I ₂
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	0	1
0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	1	0	0	1	1
0	0	0	0	0	0	0	1	0	1	1

Circuit Diagram :-



Multiplexer :-


- A Multiplexer is a combinational circuit that has 2^n input lines and a single output line.
- It is a multi input and single output digital circuit.
- The binary information is received from the input lines and directed to the output lines.
- It is also known as MUX.
- There are several types of multiplexers like -

2 × 1 MUX

N × 1 MUX

16 × 1 MUX

Block Diagram



2x1 Mux

In a 2x1 Mux, there are only two inputs A_0 , A_1 , one selection line S_0 and a single output y .

Block Diagram

enable




Truth Table

Inputs	outputs
S_0	y
0	A_0
1	A_1

Logical expression: $y = S_0 A_0 + S_0 A_1$


Circuit Diagram :-



4x1 Multiplexer

- In a 4x1 multiplexer there is a total of 4 inputs A_0 , A_1 , A_2 , A_3 , two selection lines S_0 and S_1 and a single output y .
- On the basis of the combination of inputs that are present at the selection lines S_0 , S_1 and A_0 , one of these 4 inputs are connected to the output.

Block Diagram:




Truth Table:

Input		Output
S ₀	S ₁	Y
0	0	A ₀
0	1	A ₁
1	0	A ₂
1	1	A ₃

logical expression = S₁S₀A₀ + S₁S₀A₁ + S₁S₀A₂ + S₁S₀A₃

Circuit Diagram:



Demultiplexer:

- Demultiplexer also known as DeMUX. It receives one input and generates many outputs.
- In multiplexer, several inputs are converted to single output whereas DeMUX performs its reverse action.
- By applying the control signals the single output is scattered into multiple outputs.
- In DeMUX there are 'n' selection lines and 2^n output lines.
- DeMUX are of different types:-

1x2 DeMUX

1x4 DeMUX


1x8 DeMUX

1x16 DeMUX

eg. 1x2 DeMUX

- In 1x2 DeMUX there are two outputs y_0 and y_1 , one selection line s_0 , a single input i.e., A .
- On the basis of selection value the input will be connected to one of the outputs.

Block diagram




Truth Table :

Input	Output	
s_0	y_1	y_0
0	0	1
1	1	0

$$y_0 = \overline{s_0}A$$

$$y_1 = s_0A$$

Circuit diagram




1x4 DeMUX

- In 1x4 DeMUX there are 4 outputs y_0, y_1, y_2, y_3 , two selection lines s_0, s_1 and one input i.e., A .
- On the basis of combination of inputs which are present at the selection lines s_0 and s_1 , the input will be connected to one of the outputs.

XH99T dixi

Block Diagram :-

enable



Truth Table :-

Inputs		Outputs			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	A
0	1	0	0	A	0
1	0	0	A	0	0
1	1	A	0	0	0


$$Y_0 = \overline{S_1} S_0 A$$

$$Y_1 = \overline{S_1} S_0 A$$

$$Y_2 = \overline{S_1} \overline{S_0} A$$

$$Y_3 = S_1 S_0 A$$

if $S_1 = 1$ then S_0 is don't care



most common 4-to-10 decoder is based on 74138 & 74089 + 74139 + enable

principle of 4-to-10 decoder is based on 74138 & 74089 + enable



- Programmable Logic
- PLD are integrated circuits connected inside the computer systems.
 - It contains an array of AND gates and OR gates.
 - The method of entering information into the PLD is called as programming.
 - These integrated circuits or devices are electrically programmable in order to implement boolean function based on requirements.
 - Here programming refers to hardware programming rather software programming.
 - The three categories of PLDs with programmable features are:

- i) Programmable ROM (PROM) (Programmable Read only memory)
- ii) Programmable Array logic (PAL)
- iii) Programmable Logic Array (PLA)


i) Programmable Read Only Memory (PROM):

- ROM is a permanent memory device that stores information in binary format.
- It is used for specific features of running a digital system.

→ The stored information of ROM can't be changed further.


→ If we need to change then it must have programmable feature i.e. PROM

- The PROM programmers only can perform necessary change to the binary information present on it.
- PROM is a programmable logic device which has a fixed AND Array & Programmable OR array.



$$\text{e.g. } A(x,y,z) = \Sigma m(5,6) \\ B(x,y,z) = \Sigma m(3,5)$$

For this we can use a
at $m_5 + m_6 = 1$



ii) Programmable Array Logic (PAL):

- PAL is a programmable AND
- The advantage of only the AND gate instead of generator


Block diagram of AND PROM

input




- With n inputs we can generate 2^n product terms using 2ⁿ AND gates.
- The product terms can be implemented using n/2ⁿ decoders which generates minterms.
- But the inputs of OR gates can be programmed which are received from the AND gates.
- The outputs from PROM will be function formed by sum of minterms (SOP).
- e.g. $A(x,y,z) = \Sigma m(5,6,7)$
 $B(x,y,z) = \Sigma m(3,5,6,7)$

For this we can use a 3x8 decoder for solving it.



Programmable Logic Device (PLD):-

- PLD is a semi-programmable logic device which has programmable AND array and fixed OR array.
- The advantage of it is that we can generate only the required terms of boolean function instead of generating all the minterms using the




- As the inputs of AND gates are programmable, each AND gate has both normal and complement inputs of variables.
- So based on the requirement we can program all of these inputs and generate its product terms.
- The number of inputs to OR gates are of fixed type and outputs of PAL will be in the sum of products form.

$$\text{e.g. } A = A = xy + x\bar{z}$$

$$B = \bar{x}y + y\bar{z}$$

Circuit Diagram:-



here 4 programmable AND gates and fixed OR gates become used. so if we want to implement function B only one more AND gate will be required. so here

PAL is a programmable logic device which is a programmable OR gate.
 If we use only AND gates then longer OR gate is required.

~~Inputs to AND gates are variables.~~

→ Inputs to AND gates are variables have been stored in variables.
 → So based on the requirement only the product terms are stored.

→ As the inputs of OR we can program since all controls of inputs to each OR gate

→ The output of sum of product forms.

$$A = xy + x\bar{z}$$

$$B = \bar{x}y + y\bar{z}$$

Circuit Diagram:-


here 4 programmable AND gates and a programmable OR gate become used.



- m) Programmable Logic Array (PLA):
- PLA is a programmable logic device in which both programmable AND array and programmable OR arrays are used.

- It is the most flexible PLD.

Block diagram of PLA:




- Inputs of AND gates are programmable hence AND gates has both normal and complemented inputs of variables.
- So based on the requirements we can generate only the product terms required by using the AND gates.
- As the inputs of OR-gates are also programmable we can program any number of product terms since all outputs of AND gates are applied as inputs to each OR gate.
- The outputs of PLA will be in the form of sum of product terms.

$$\text{e.g. } A = xy + x\bar{z}$$

$$B = x\bar{y} + \bar{x}yz + x\bar{z}$$

Circuit Diagram:

Here 4 programmable AND gates and 2 programmable OR gates became used.



Complex Programmable Logic Device (CPLD):

- A complex programmable logic device is an innovative product compared to earlier PLA and PALs.
- The earlier logic device were not all programmable hence the logic was built by combining many logical chips together.
- The CPLDs are based on sea of gates.
- A CPLD has a complexity between PAL and field programmable gate array (FPGA).
- CPLD has features of both PAL and FPGA.
- The major difference between CPLD and FPGA is that, FPGA can be based on look-up table and CPLD is developed using sea of gates.
- The common feature of both are that they are based on large numbers of gates and flexible provision for connecting logic devices.

Field Programmable Gate Array (FPGA):

- FPGA is a configurable integrated circuit which allows us to implement a wide range of custom digital circuit.
- FPGAs are the semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects.
- These devices are used in things like digital signal processing (DSP), machine learning and cryptocurrency mining.
- They are used in different consumer electronics as well as on specialised equipments like- Satellites and communication equipments.

→ The FPGA devices are implemented using the Verilog language (VHDL).

Hardware Requirements for

- i) Lattice ICE 40 development board
- ii) Bread board
- iii) Push Buttons
- iv) Jumper wires
- v) USB extension cable

Look-up Tables (LUTs)

- Look up table is used for direct addressing.
- It is an array that represents a simple array indexing.
- The addressing of the array with a value K.
- When the address is re

slot K is fetched.

Look up tables are also input values by m from the array, in it may include point offsets or labels) to

- FPGAs also make external hardware implemented Programmable hardware

• Using memory of the programmable logic in FPGAs



→ The FPGAs devices are implemented in digital circuit using the verilog hardware description language (VHDL).


Hardware Requirements for FPGA

- 1) Lattice ICE 40 development board
- 2) Bread board
- 3) Push Buttons
- 4) Jumper wires
- 5) USB extension cable

Look up Tables

- Look up table is used for direct addressing of information.
- It is an array that replaces run time computation with a simple array indexing operation.
- The addressing of the components are maintained in the array with a value v and key K.
- The addressing is generated in the form of slots as $K \rightarrow v$.
- When the address is retrieved at the value v then the slot K is fetched.
- Look up tables are also used extensively to validate input values by matching a list of valid items from the array, in some programming languages it may include pointer functions or objects (or offsets or labels) to process the matching input.
- FPGA also make extensive use of reconfigurable hardware implemented look up tables to provide -
Programmable hardware functionality
Fast data processing
Memory access
High speed processing
Low power consumption
Low cost
Modular design
Flexibility
Scalability
Customization
Modularity
Parallel processing
Low power consumption
Low cost
Modular design
Flexibility
Scalability
Customization

Applications of FPGA



- The FPGA design and programming develops integrated circuits to integrate memory, logic gates and other processing elements.
- The devices can be popular due to its speed, flexibility and memory space saving.
- FPGA contains IP (Intellectual Property) to perform wide variety of functions like roll of micro-processors, filters, Phase clocked table loops and many more other functions.


FPGA Designed Tools :-

1. Xilinx Vivado
2. Xilinx ISE
3. Intel (Altera) Quartus
4. Modelsim
5. VHDL
6. Verilog

Advantages :-

- FPGA as a application specific integrated circuit has the ability to easily change the functionality of a digital device acc. to feedbacks after a product has been designed.

- Many registers have controls to allow writing to them or reading from them and include a choice of source of output when reading a particular value like D1 or D2
- Some registers have controls to write values to it to provide an input to logic blocks for processing
- Some registers can generate signals only by doing direct reads bypassing using the clock or by doing direct reads which can be controlled by logic within their own registers
- Dual ported memory is required circuits like RAM, ROM and LSSD are using the dual ported memory function.




Timing Diagram is a timing pattern.

Timing diagrams are typically used to graphically represent the activity of one or more signals being transmitted or received by a component, and the way they relate to each other over a span of time.

- Any device that need to communicate with other over serial communication method use these.
- When number of flip-flops are connected together there is the use of clock signal at the very beginning.
- This specifies rise and fall of signaling of waveform.

Timing Diagram of a set / preset flip flop :-



Finite State Machine (Finite Automate) :-

- A finite state machine ^(FSM) is a term used by programmers, mathematicians, engineers and other professionals to describe a mathematical model. That has a limited number of conditions or finite number of states.
- This is also used to design algorithms for different digital devices.
- FSMs can be used to model problems in many fields including mathematics, artificial intelligence, linguistics, vending machines, traffic lights, control in CPU, analysis of protocols, recognition of speech language processing mechanisms, parking meters, pop machines, automated gas pumps etc.




- A practical example of it is a set of buttons on a video game controller that are connected to a specific set of actions within the game.
- When we're inputs hitting certain buttons the system knows to implement the actions that correspond and allow the game to be played.
- FSM is nothing but a digital circuit which have finite number of states.
- Like a counter of 3 bit count there will be 8 possible number of states like 000, 001, 010, 011, 100, 101, 110, 111 (3x8 counter). Which are a finite number of states.
- Actions those are carried out in a FSM are listed below -

- i) A Set of possible input events
- ii) A Set of possible output events correspond to the input.
- iii) A Set of expected states the system can exhibit.
- ~~iv) A finite state~~
- A FSM is of two types :-
- i) Mealy State Machine
- ii) Moore State Machine

Mealy State Machine :-


- A mealy state machine is a FSM if outputs depend on both present inputs and present states.
-




- This machine have 2 parts -
- i) Combinational logic ii) Memory

- The memory is useful for previous parts of outputs (present states) as input combinational logic.
- Hence basing upon the present input and previous states the moore machine produces output.
- Moore State Machine
- A FSM is known as moore state machine if output depends only on present states.

Block Diagram



- There are two parts available in moore state machine.
 - ↳ Combinational logic & Memory
- Hence the present inputs and the present states determine the next state.
- Hence it produces outputs based on the ^{next} states only.
- It depends on the transition of each and every state to produce output.



→ How to get minimum no. of states for a given problem if initial condition is?

