

1. Mark the section under which you can find basic Arithmetic IP Blocks in Quartus Prime?

1 / 1 point

- ☐ IP Catalog->Library->University Programs
- ☐ IP Catalog->Library->Interface Protocols
- ☒ IP Catalog->Library->Basic Functions
- ☐ IP Catalog->Library->DSP



Correct

Correct. Arithmetic IP Blocks are found in the Basic Functions.

2. What are the advantages of using IP blocks? (Mark all that apply)

1 / 1 point

- ☒ Improves productivity



Correct

True, but another is true as well.

- ☐ Fewer timing issues

- ☒ Simplifies design entry



Correct

True, but another is true as well.

- ☐ Decreases reusability



Back

Mission 008: Week 4 Quiz

Graded Quiz • 30 min

🌐 English

Due Oct 23, 12:29 PM IST

3. Which of the following are correct regarding pipelining? (Mark all that apply)

1 / 1 point

- ☐ Can be applied in all scenarios.
- ☒ Improves the speed of the design.



Correct

True, but others are true as well.

- ☒ Can be applied in some cases.



Correct

True, but others are true as well.

- ☐ Helps in mitigating latency of the system.

4. Which of the following are a differential I/O standard? (Mark all that apply)

1 / 1 point

- ☐ LVCMOS
- ☒ LVDS



Back

Mission 008: Week 4 Quiz

Graded Quiz • 30 min

English

Due Oct 23, 12:29

PM IST

4. Which of the following are a differential I/O standard? (Mark all that apply)

1 / 1 point

☐ LVCMOS☒ LVDS

Correct

True, but others are true as well.

☒ LVPECL

Correct

True, but others are true as well.

☐ LVTTTL

5. Single ended signals have _____ voltage swings at the same operating voltage depending on whether they are TTL or CMOS.

1 / 1 point

different



Correct

The variation in voltage swings for Single ended signals as mentioned in Video 5 for Week 4.





Back

Mission 008: Week 4 Quiz

Graded Quiz • 30 min

English

Due Oct 23, 12:29 PM IST

6. Which of the following are advantages of using logic standards such as LVDS and LVPECL? (Mark all that apply)

1 / 1 point

☒ Better noise immunity

Correct

True, but another is true as well.

☐ Deterministic☐ Lesser pin requirement☒ Higher speed

Correct

True, but another is true as well.

7. Which of the following is a technique to assign pins in Quartus Prime?

1 / 1 point

☒ The Pin Planner.

Correct



Back

Mission 008: Week 4 Quiz

Graded Quiz • 30 min

English

Due Oct 23, 12:29 PM IST

7. Which of the following is a technique to assign pins in Quartus Prime?

1 / 1 point

☒ The Pin Planner.

Correct

True, but another is true as well.

☐ IP Catalog Assignment.☒ TCL script.

Correct

True, but another is true as well.

☐ Time Quest Assignment.☒ Using an Excel file.

Correct

True, but another is true as well.

8. The CPU NIOS II is configurable, providing optimized _____ as compared to a hard core processor.

1 / 1 point

8. The CPU NIOS II is configurable, providing optimized _____ as compared to a hard core processor.

1 / 1 point

performance



Correct

Because soft processors can be reconfigured, the performance can be optimized.

9. What are the advantages of using soft processors like NIOS II as compared to a hard processor?

0.6666666666666666

/ 1 point

☒ Optimized performance



Correct

True, but another is true as well.

☐ Obsolescence issues

☒ Resource usage efficiency



Correct

True, but another is true as well.

You didn't select all the correct answers

Mission 008: Week 4 Quiz

English ▾ Due Oct 23, 12:29 PM IST

← Back Graded Quiz • 30 min

10. Which of the following correctly define these activities?

1 / 1 point

- ☒ Programming - the action of placing into memory the contents of a file that will be used to define the behavior of the device, whether it be a microcontroller or a programmable logic device.



Correct

True, but others are true as well.

- ☐ Configuration - the process of unloading that memory into the device to establish the characteristic behavior.

- ☒ Configuration - the process of loading programmed memory into the device to establish the characteristic behavior.



Correct

True, but others are true as well.

11. Which of the following is **not** a configuration mode available in Quartus Prime?

0 / 1 point

- ☒ JTAG



This should not be selected

This is a configuration mode in Quartus, look for the one that is not.

11. Which of the following is **not** a configuration mode available in Quartus Prime?

0 / 1 point



JTAG

**This should not be selected**

This is a configuration mode in Quartus, look for the one that is not.



Configuration via Parallel



Active and Passive Serial

**This should not be selected**

This is a configuration mode in Quartus, look for the one that is not.



Configuration via Protocol

**This should not be selected**

This is a configuration mode in Quartus, look for the one that is not.



Fast Passive Parallel

**This should not be selected**

This is a configuration mode in Quartus, look for the one that is not.

12. Which of the following are correct descriptions for these file types? (Mark all that apply)

0.5 / 1 point

☐ .sof - SRAM Object File is used to configure FPGAs directly from Quartus Prime software through a JTAG cable.

☒ .pof - Programming Object File is used to Program CPLDs, FLASH FPGAs, and configuration FLASH memories.



Correct

True, but others are true as well.

☒ .jic (JTAG Indirect Configuration File) - is used to program EPCS (Altera serial configuration) devices through JTAG interface



This should not be selected

.jic file does not use the JTAG interface, but uses a dedicated configuration connection.

☒ .jam - is a ASCII file used by processors and test equipment to program devices via JTAG



Correct

True, but others are true as well.

13. What is the need of the Avalon-memory mapped clock crossing bridge peripheral? (Mark all that apply)

0.75 / 1 point

13. What is the need of the Avalon-memory mapped clock crossing bridge peripheral? (Mark all that apply)

0.75 / 1 point

☒ Acts as a bridge between different clock domains.



Correct

True, but others are true as well.

☐ Used to allow slow clock devices to communicate to faster clock devices.

☐ Acts as a bridge between different protocols on the Avalon bus.

☒ Translates the data, addressing and control signals to signals needed by peripheral.



Correct

True, but others are true as well.

You didn't select all the correct answers

14. How many gates does it take to create a 4 bit adder using the ripple carry method?

1 / 1 point

14. How many gates does it take to create a 4 bit adder using the ripple carry method?

1 / 1 point

☐ 4

☐ 12

☒ 20

☐ 15

✓ Correct

A full 1-bit adder takes 5 gates, and with the ripple carry method these can be replicated for each added bit.

15. Pipelining is useful to _____.

1 / 1 point

☐ Slow down designs that are too fast

☐ Transport data from input to output instantaneously

☒ Break up long delays, allowing faster clock speeds.

✓ Correct

Correct. Pipelining allows faster clocks by creating smaller sections between registers.



Back

Mission 008: Week 4 Quiz

Graded Quiz • 30 min

English

Due Oct 23, 12:29 PM IST

- ☐ Slow down designs that are too fast
- ☐ Transport data from input to output instantaneously
- ☒ Break up long delays, allowing faster clock speeds.



Correct

Correct. Pipelining allows faster clocks by creating smaller sections between registers.

16. The best single-ended logic type for low power applications is _____.

1 / 1 point

- ☐ 3.3v LVCMOS
- ☐ 1.8v LVCMOS
- ☒ 1.5v LVCMOS
- ☐ 3.3v LVTTTL



Correct

Among these, CMOS is lower power than TTL, and the lowest voltage will have the lowest overall I*V power.