



<> Code

Pull requests

Actions

Projects

Security

Insights

You have unsaved changes on this file that can be restored.

[Discard](#)[Restore](#)

You're making changes in a project you don't have write access to. Submitting a change will write it to a new branch in your fork **Gopikamal2/EXP1-Design-Implementation-of-CMOS-Inverter-Design-using-Cadence-EDA-Tool**, so you can send a pull request.

EXP1-Design-Implementation-of-CMOS-Inverter-Design-using-Cadence-EDA-Tool



/ README.md

in main

[Cancel changes](#)[Commit changes...](#)[Edit](#)[Preview](#)

Spaces

2

Soft wrap

```
1  ## SRIDHAR (212223060271)
2  # Ex No: 01 - Design & Implementation of CMOS Inverter Design Using Cadence EDA Tools
3
4  ## Aim
5  The aim is to create and simulate a CMOS inverter circuit with Cadence EDA tools, assess
6  its key electrical properties, and explore foundational CMOS principles, including the
7  design workflow and simulation approaches.
8
9  ## Tools Required
10
11  ### Cadence EDA Suite
12  - **Virtuoso Schematic Editor** (for circuit design)
13  - **Spectre Simulator** (for circuit simulation)
14
15  ### Process Design Kit (PDK)
16  - CMOS technology library (e.g., 180nm, 45nm node)
17
18  ### Computer System
```

Use `Control + Shift + m` to toggle the `tab` key moving focus. Alternatively, use `esc` then `tab` to move to the next interactive element on the page.

Attach files by dragging & dropping, selecting or pasting them.



```
21      Open the Cadence Virtuoso tool and set up the working library.
22      Create a new schematic cell view for the CMOS Inverter design.
23  ### 2. Schematic Design:
24      Select the NMOS and PMOS transistors from the library.
25
```

26 Connect the NMOS transistor with its source terminal to GND and its drain terminal to
the output node.

27 Connect the PMOS transistor with its source terminal to VDD and its drain terminal to
28 the same output node as NMOS.

29 Join the gate terminals of both transistors to form the input node.

30 Connect input voltage sources Vdc and Vpulse

31 **### 3. Simulation:**

32 Check the Design for Errors and proceed for Simulation

33 Launch the Analog Design Environment (ADE).

34 Configure transient analysis for time-domain response.

35 Set the simulation parameters such as voltage sweep range and step size.

36 Use Spectre simulator to perform transient and DC analyses.

37 **### 4. Waveform Analysis:**

38 Observe the output voltage waveform concerning the input voltage.