

Logical Design

CS 221

Prof.Dr. Mohamed Osama Khozium



Sequential Circuits

Logic circuits is classified into two types:

1 – Combinational logic circuits

Outputs are entirely dependent on the current input

Basic units is the logic gates

يعتمد الخرج في أي لحظة على المدخلات الموجودة في تلك اللحظة وحدة البناء الأساسية البوابات المنطقية


2 – Sequential Circuits

It consists of a combinational circuit to which storage elements are connected to form a feedback path.

The storage elements are devices capable of storing binary information. The basic units is flip flop circuit


يتميز هذا النوع من الدوائر بوجود ذاكرة (memory) ووحدة البناء الأساسية هي دوائر النطاط.





Block Diagram of Sequential Circuit






Simple example for memory unit



Latches (المساكات)

Memory element differs from the flip flop in the way used to change its stability condition

عنصر من عناصر التخزين ويختلف عن النطاط في الطريقة المستخدمة للتغيير فقط.




SR Latch Circuit



SR Latch Circuit


Could be built by NOR gates using feed back (Active High Inputs)





فلات	رج المدخلات		وضع القشفيل
S	R	Q	(Mode of Operation)
•	•	ġ.	وضع الإمساك (عدم التغير) No Change
	١	•	الوضح الغير فعال Latch RESETS
١		١	الوضيع الفعال Latch SETS
,	١	?	وضع الخطر أو وضع غير مسموح به Invalid condition






When S = 0 & R = 0

Condition = No change






When S = 0 & R = 1

Condition = Reset (Q = 0 & Q' = 1)






When S = 1 & R = 0

Condition = Set (Q = 1 & Q' = 0)






When S = 1 & R = 1

Condition = invalid condition




Using Nand Gate for SR Latch (Active low inputs)

لاحظ أن المستوى الفعال لدائرة ال (NAND) هو الصفر وبالتالى الخطر يكون عند S = 0 & R = 0







When S = 1 & R = 0

Condition = Reset (Q = 0 & Q' = 1)



0	Start			Start			
\overline{S} Q	0	1	1	1	١	1	
1 \rightarrow \overline{Q}	1	0	0	0	0	0	
R							


When S = 1 & R = 0


Condition = Reset (Q = 0 & Q' = 1)



للات	المدخلات		وضع القشغيل
S	R	Q	(Mode of Operation)
		?	وضع الخطر أو وضع غير مسموح به Invalid condition
	١	١	الوضح الفعال Latch SETS
١			الوضع غير الفعال Latch RESETS
١	١	Q.	وضع الإمساك (عدم القفير) No Change











The following is a timing diagram for SR (Active low inputs) Draw the timing diagram for Q (Initial Q = 0) ... Note the timing clock.































S-R Flip Flop


Block diagram for clocked S-R Flip Flop







e add another (Two Nand gates)



Logic diagram for SR Latch (Flip flop) with control input


(لو فاكر (Active low inputs) مع ال Nand وهو عكس ال Or وبالتالى ال O & 0 المشكلة هنا مع وجود ال CK و ال Nand الأولى نرجع لل Active high وبالتالى تكون 1 & 1 هي المشكلة.



المدخلات			الخرج	وضع القشغيل
S	R	$\mathbf{C}\mathbf{K}$	Q	(Mode of Operation)
		X	Q.	وضع الإمساك (عدم التغير) No Change
	١	†		الوضع غير الفعال Latch RESETS
١		†	١	الوضع الفعال Latch SETS
١	١	†	?	وضع الخطر أو وضع غير مسموح به Invalid condition

4.









The following is timing diagram for S R flip flop with control input (S, R, K)....

Draw the timing diagram for Q (initial Q = 0) ... Note the timing clock.








- 1 First pulse S = 0 & R = 0 Then Q = 0
- 2 Second pulse S = 0 & R = 1 Then Q still 0
- 3 Third pulse S = 1 & R = 0 then Q \rightarrow 1
- 4 Fourth pulse S = $0 \& R = 1 \text{ then } Q \rightarrow 0$
- 5 fifth pulse S = 1 & R = 0 then Q \rightarrow 1
- 6 Sixth pulse S = 1 & R = 0 then Q still 1



D type flip flop

Memory unit for single bitZero or One






المدخلات		الخرج	وضع التشغيل		
D	CK	Q	(Mode of Operation)		
١,	†	١	(SET) الحالة الضمالة		
			-	(stores a ١)	
	†		(RESET) الحالة الفير طعالة		
	ļ		(stores a ·)		


A






Block diagram for D flip Flop






Logic diagram for D flip Flop












J-K Flip flop


J & K are just letters

J-K flip flop is the same like SR except Q & Q' are used as inputs again ... then there is no invalid condition.... when J & K = 1 it called toggle condition where Q becomes Q' and vice versa



Block Diagram for J – K Flip Flop







Logic diagram for J – K Flip Flop




المدخلات			الخرج	وضع القشغيل
J	K	$\mathbf{C}\mathbf{K}$	Q	(Mode of Operation)
		ļ	Q.	وضع الإمساك (عدم التغير) No Change
	١	ţ		الوضع غير الفعال (RESET)
١		ļ	١	الوضع الفعال (SET)
١	١	ļ	\overline{Q}_0	وضع الغبديل Toggle








When J = 1 & K = 0 Condition = Set (Q = 1 & Q' = 0)




When J = 0 & K = 1 Condition = Reset (Q = 0 & Q' = 1)



When J = 0 & K = 0

Condition = No change




When J = 1 & K = 1


Condition = Toggle



The following is timing diagram for J K flip flopDraw the pulse shape for the output Q (initial Q = 0) clock pulse from (1) to (0) \downarrow










T – Type flip flop




From J-K flip flop connect J with K




المدخلات		الخرج	وضع القشفيل
T	CK	Q	(Mode of Operation)
		ġ	وضع الإمساك (عدم ال تغ ير) No Change
١	ţ	\overline{Q}_0	وضع التبديل Toggle














When S = 1 & R = 0

Condition = Reset (Q = 0 & Q' = 1)