				Uitedh	
Name : .				A Annual (y Exemple) and Exellent	
Roll No.	:		•••••	Standy by to	
Invigilat	or's S	ignature :	• • • • • • • • • • • • • • • • • • • •		
CS,	/B.Te			M-3/EC(EE)-302/2011-12	
	וח	20 IGITAL ELECTI		CIDCIIITS	
Time Allotted: 3 Hours			CONIC	Full Marks: 70	
	ent.	0			
G 11		ne figures in the marg		_	
Candic	lates	-	heir ansı s practico	vers in their own words able.	
1. Ch	oose 1	(Multiple Choice		nestions) ny ten of the following: $10 \times 1 = 10$	
i) The value of base x for which (128) $_{10}$ = (128) $_{10}$ = (1003) $_x$ is	
	a)	3	b)	4	
	c)	5	d)	6.	
ii)	A +	$A + A^{\dagger}B + A^{\dagger}B^{\dagger}C + A^{\dagger}B^{\dagger}C^{\dagger}D + \dots$ is equal to			
	a)	A+B+C+	b)	$A' + B' + C' + D' + \dots$	
	c)	1	d)	0.	
iii)	i) The output of a gate is low if and only if all its inputs are high. It is true for				
	a)	NOR gate	b)	AND gate	
	c)	NAND gate	d)	X-NOR gate.	
3155 (N)			[Turn over	

CS/B.Tech(EE-(N)/EEE-(N)/ICE(N)/SEM-3/EC(EE)-302/201 the greatest negative iv) number of complement scheme is a) -256b) -255-128-127.d) c) The Gray Code of ($1\,1\,0\,0\,1\,1\,0\,0$) $_2$ is v) a) 10101010 b) 1001100 c) 10111000 d) 1110001. Which logic family has the better noise margin? vi) **ECL** DTL a) b) MOS d) TTL. c) A decoder with enable input can be used as a) parity generator b) encoder c) demultiplexer d) multiplexer viii) A flip-flop is also known as astable multivibrator a) bistable multivibrator b) c) a switch none of these. d) The number of flip-flops required for a mod-16 ring ix) counter is 4 8 a) b) 15 d) 16. c) X) A switch-tail ring counter is made by using a single D flip-flop. The resulting circuit is SR flip-flop a) JK flip-flop b) D flip-flop T flip-flop. c) d)

3155(N)

CS/B.Tech(EE-(N)/EEE-(N)/ICE(N)/SEM-3/EC(EE)-302/2011-12

- xi) The number of comparisons carried out in a 4-bit flash type ADC is
 - a) 16

b) 15

c) 4

- d) none of these.
- xii) A decade counter counts up to
 - a) 9

b) 10

c) 11

d) 12.

GROUP - B

(**Short Answer Type Questions**) Answer any *three* of the following.

 $3 \times 5 = 15$

- 2. Obtain the logic expression for a 3-input majority function and hence implement it using only NAND gates.
- 3. Design a full subtractor using two half-subtractors and one extra gate, if necessary.
- 4. Design a 4-bit comparator. Show the output functions only.
- 5. Design a D flip-flop into a JK flip-flop.
- 6. Design a mod-7 ripple counter using CLR lines of JK flip-flops.

$\begin{aligned} & \textbf{GROUP-C} \\ \textbf{(Long Answer Type Questions)} \end{aligned}$

Answer any *three* of the following. $3 \times 15 = 45$

- 7. a) Simplify the following function using *K*-map : $f = \sum m (0, 5, 8, 10, 11, 14, 15) + \sum d (3, 13)$
 - b) Simplify the following function using tabular method : $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 8, 10, 12, 13).$


7 + 8

3155(N)

3

[Turn over

CS/B.Tech(EE-(N)/EEE-(N)/ICE(N)/SEM-3/EC(EE)-302/2011-12



- b) Explain race-around condition in SR flip-flop. Explain how this condition is avoided in JK flip-flop.
- c) Draw the timing diagram of a 3-bit ring counter.

$$4 + (3 + 4) + 4$$

- 9. a) Design a 4-bit up/down synchronous serial counter using JK flip-flops and other necessary logic gates. Use one direction control input, D. If D=0, the counter will count up and for D=1, the counter will count down.
 - b) Draw the circuit diagram of a mod-8 ripple counter using JK flip-flops. Draw the output waveforms also. Obtain the state table and hence show the corresponding state diagram. 7 + 8
- 10. a) Draw a neat diagram for a weighted resistor type DAC and explain its operation.
 - b) Describe the operation of successive approximation type ADC. How many clock pulses are required in worst case for each conversion cycle of an 8-bit SAR type ADC? 7 + (7 + 1)
- 11. Write short notes on any *three* of the following : 3×5
 - a) Switch-tail ring counter
 - b) Lock-out phenomena in counters
 - c) Parity checker/generator
 - d) PLA
 - e) Totempole configuration of TTL.

3155(N)