http://www.makaut.com

Name :	
Roll No. :	
Invigilator's Signature :	*

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14 2013

MICROELECTRONICS & VLSI DESIGN

ne Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

andidates are required to give their answers in their own words as far as practicable.

GROUP - A

(Multiple Choice Type Questions)

Choose the correct alternatives for any ten of the following:

$$10 \times 1 = 10$$

- i) Noise margin for low voltage is defined as
 - - $NM_L = V_{IL} V_{OL}$ b) $NM_L = V_{IL} V_{IH}$
 - c) $NM_L = V_{OH} V_{OL}$ d) $NM_L = V_{gH} V_{gL}$.
- ii) In the VTC curve of an inverter, critical voltages are obtained where the shape of the curve (dV_{out}/dV_{in}) is
 - a)

b)

0 c)

d) none of these.

7105(N)

http://www.makaut.com

[Turn over

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

- Slant in $(I_D V_{DS})$ occurs due to
 - body effect
 - velocity saturation b)
 - channel length modulation C)
 - mobility degradation.
- The unit of $\mu_n C_{OX}$ is

C) ohm

http://www.makaut.com

- $(\mathbf{ohm})^{-1}$.
- model parameter LAMDA in MOS structure v) stands for
 - flicker noise a)
 - transit time b)
 - channel length modulation c)
 - transconductance. d)
- For an n-channel MOSFET $I_{D(SAT)} = 0.2$ mA, $V_{DS} = 5$ V and $V_{th} = 0.6$ V, the Gate voltage is
 - 4.8 V a)

5.6 V

4-4 V c)

5 V.

7105(N)

2

http://www.makaut.com

7105(N)

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

The equivalent (W/L) of two nMOS transistors with (W_1/L) and (W_2/L) connected in parallel is

- $(W_1/L)+(W_2/L)$
- b) $(W_1/L)\times(W_2/L)$
- $(W_1/L)/(W_2/L)$
- d) none of these.

How many transistors are required to design function $F = \{A.B + C.D\}$?

http://www.makaut.com

b)

8 C)

- 10. d)
- The main advantage of precharge-evaluate dynamic logic is
 - lesser number of transistor required
 - high speed
 - low power consumption
 - all of these.

| Turn over

http://www.makaut.com

3

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

- x) Which design is more efficient?
 - a) Pull-up & pull-down design
 - b) TG design
 - c) Pre-charge & Evaluate logic.
- xi) Dynamic logic requires periodic clock signals in order to
 - a) improve performance
 - b) synchronization
 - c) increasing
 - d) charge refreshing.
- xii) The threshold voltage of an enhancement transistor is
 - a) greater than () V
- b) less than 0 V

- c) equal to 0 V
- d) none of these.

GROUP - B

(Short Answer Type Questions)

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

Answer any three of the following.

 $3 \times 5 = 15$

- 2. Describe photolithography process.
- 3. What is the problem of realizing a large value resistor by a MOSFET structure? How can a switched capacitor be used to overcome this problem?
 2 + 3
- 4. What are the advantages of TG logic design style? Explain with neat sketch the construction and operation of an XOR gate using TG design style.
- 5. How can resistance of a current source/sink be improved?
- Explain the operation of clocked CMOS S-R latch circuit.

GROUP - C

(Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$

- a) Classify the different types of ASIC design.
 - b) Design the following circuit using PAL, PLA and PROM:

$$Y1 = AB + A^{\prime}C + ABC^{\prime}, Y2 = AB^{\prime}C, Y3 = BC + ABC^{\prime}.$$

7105(N)

4

7105(N)

http://www.makaut.com

5

Turn over

http://www.makaut.com

Write short notes on any three of the following:

~==========

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

Design the 1st and 2nd order switched capacitor low-

4 + 5 + 6

 3×5

CS/B.Tech/(ECE-New)/SEM-7/EC-702/2013-14

http://www.makaut.com

7105(N)

- What do you mean by 'Lambda Rule' & 'Micron Rule' ? Draw the Layout & Schematic diagram of a static CMOS NAND/NOR gate & identify the corresponding components in the two drawing. 3 + 6 + 6
- Design AND/NAND, XOR/XNOR gates using Pass 8. Transistor Logic.
 - Describe the Logic '0' and logic '1' transfer mechanism of a Pass Transistor.
 - operation.
- processes?
 - fabrication.
 - diagram. 5+4+6
- circuit? Describe briefly.
 - Describe the different types of Switched Capacitor

C)

pass filters.

Domino logic

Switch capacitor

CMOS NORA logic.

CPLD

Design of $M \times N$ bit SRAM

7

Design a CMOS Master Slave D flip-flop and describe its 4 + 6 + 5

Describe the Fick's law for Diffusion process. What do 9. you mean by Isotropic & Anisotropic Etching

Describe the Photolithographic process for MOSFET

Describe the CMOS fabrication process with proper

10. a) What do you mean by Series-Parallel switched capacitor

Integrator Circuit. Describe the drawbacks of discretetime integrator. How do you solve this drawback?

6

http://www.makaut.com

http://www.makaut.com

7105(N)