



Name :

Roll No. :

Invigilator's Signature :

CS/B.TECH(CSE)/SEM-8/CS-801D/2012

2012

VLSI DESIGN

Time Allotted : 3 Hours

Full Marks : 70

The figures in the margin indicate full marks.

*Candidates are required to give their answers in their own words
as far as practicable.*

Group-A is compulsory and answer any six questions from rest of
the Groups B, C and D taking two from each Group.

GROUP – A

(Multiple Choice Type Questions)

1. Choose the correct alternatives for the following : $10 \times 1 = 10$
 - i) NMOS enhancement mode transistors are faster than PMOS transistors, because
 - a) the electron mobility is higher than the hole mobility
 - b) the hole mobility is higher than the electron mobility
 - c) concentration of electrons is greater than holes
 - d) concentration of holes is greater than electrons.
 - ii) Which of the following devices is expected to have the highest input impedance ?
 - a) BJT
 - b) JFET
 - c) MOSFET
 - d) CMOS.



- iii) The size of an IC is generally measured by
 - a) physical size
 - b) No. of two-input NAND gates
 - c) No. of transistors used
 - d) No. of pins.
- iv) The full form of abbreviation BILBO register is
 - a) back input logic block operation register
 - b) built in linear back operation register
 - c) built in logic block observer register
 - d) none of these.
- v) To implement a four-input NAND gate using MOS transistors, number of transistor required is
 - a) 2
 - b) 4
 - c) 6
 - d) 8.
- vi) P MOS transistor offers
 - a) strong '0'
 - b) strong '1'
 - c) weak Group-B '1'
 - d) weak '0'.
- vii) ASICs are more flexible than FPGAs
 - a) true
 - b) false
 - c) none of these.
- viii) The composition of the aluminium-copper-silicon alloy used to reduce the electromigration effect is
 - a) 89% Al, 5% Cu and 6% Si
 - b) 95% Al, 4% Cu and 1% Si
 - c) 70% Al, 10% Cu and 20% Si.
- ix) Maximum fan out of CMOS inverter circuit are
 - a) 4
 - b) 10
 - c) 14
 - d) 20.
- x) For pseudo *n*MOS logic ratio of *Z* (pull up) and (pull down) is
 - a) 4 : 1
 - b) 3 : 1
 - c) 2 : 1
 - d) 1 : 1.



GROUP – B

2. a) How *n*MOS transistor can be used as a switch and a pass transistor ? What is the difference between *n*-channel and *p*-channel pass transistors ? 4 + 4
- b) Draw circuit diagram of a tri-state buffer. 2
3. a) What is transmission gate ? What is its advantage ? 6
- b) Design EX-OR circuit using transmission gate and inverter. 4
- 4) a) Draw an X-OR and EXNOR circuit using CMOS transistors. 4
- b) Design a AND/NAND, OR/NOR and XOR gate using complementary pass transistor logic. 6
5. a) Design a MOD8 counter and draw block diagram. 4
- b) Draw the circuit of a 2 : 1 multiplexer using tri-state buffer. 3
- c) What are the disadvantages of multiplexer design using *n*MOS two-variable functional block ? 3

GROUP – C

6. a) What are the different stages of physical design cycle ? 3
- b) Explain the function of each stage. 5
- c) What are the objectives of placement ? 2
7. a) Write a verilog code for full adder using half adder and *J-K* flip-flop. 6
- b) Define pure and impure functions with example. 4
8. a) What is ASIC ? What are the limitations of ASIC ? How are these limitations eliminated in FPGA ? 2 + 1 + 2
- b) What are the basic building blocks of a typical FPGA ? With an example, explain how LUTs (Look Up Table) are used as configurable Logic block in FPGAs ? 2 + 3



9. a) What is the difference between Stick Diagram and Layout Diagram ? 2
 b) What is lamda rule ? Explain. 2
 c) Draw the Stick Diagram of a two-input NOR gate. 3
 d) Draw the Layout Diagram of a NOT gate. 3

GROUP – D

10. Explain the formation of the MOS capacitance in a two terminal MOS structure. Derive an expression for the effective MOS capacitance and explain with suitable diagram. How does the MOS capacitance vary with Gate voltage ? Will there be any difference in the pattern if the measurement is done using low frequency and high frequency signals ? Justify your statement. 3 + 2 + 2 + 1 + 2
11. With the help of band-diagram, explain the formation of accumulation, depletion and inversion regions in an n -MOS. Explain weak, moderate and strong inversions. What is Flat Band voltage ? At what voltages will the weak, moderate and strong inversions occur ? Why does the surface voltage saturate at strong inversion ? 4 + 2 + 1 + 2 + 1
12. Draw the small-scale equivalent circuit of a MOSFET at low frequency and derive expressions for each of the circuit components. How will this be modified for high frequency case ? What will be the parasitic capacitances ? Also identify the noise sources. 2 + 3 + 2 + 2 + 1
13. a) Write down the Voltage and Charge Balance equations for a two-terminal real MOS. If the Gate voltage changes by ΔV , how will these two equations be affected ? Why ? 2 + 2 + 1
 b) Explain Latch-up in a CMOS. How can it be prevented ? 3 + 2

=====