



- <http://www.makaut.com>



5. Consider the performance of a main memory organization, when a cache miss has occurred as

- i) 4 clock cycles to send the address
- ii) 24 clock cycles for the access time per word
- iii) 4 clock cycles to send a word of data.

Estimate :

- a) The miss penalty for a cache block of 4 words.
 - b) The miss penalty for a 4 way interleaved main memory with a cache block of 4 words. $2\frac{1}{2} + 2\frac{1}{2}$
6. How do you speed up memory access in case of vector processing ? With architecture and timing diagram explain S-access memory organization. $1 + 4$

GROUP - C

(Long Answer Type Questions)

Answer any *three* questions.

$3 \times 15 = 45$

7. What is a pipeline ?

Consider the following reservation table :

	1	2	3	4
S1	X			X
S2		X		
S3			X	

Write down the forbidden latencies and initial collision vector. Draw the state diagram for scheduling the pipeline. Find out the sample and greedy cycle and MAL. If the pipeline clock rate is 25 MHz, then what is the throughput of the pipeline ? What are the bounds on MAL ? $2 + 2 + 3 + 3 + 2 + 3$



8. a) Differentiate between multiprocessors and multicomputers based on their structures, resource sharing and inter processor communication.
- b) With the help of neat sketches, explain the 10 subsystems in case of lightly coupled multiprocessor system.
9. a) Compare dynamic connection networks such as multistage interconnection networks and crossbar switch networks in terms of the following characteristics :
- Bandwidth and Hardware complexity such as switching, arbitration, wires etc.
- b) Compare between centralized and distributed shared memory architecture. Which is the best architecture among them and why ?
10. a) How does the Cache memory effect the throughput of a computer system ? 3
- b) Distinguish between Write back and Write through Cache. 4
- c) What effect does memory bandwidth have on the effective memory access time ? 4
- d) What is Cache coherence ? How can this problem be overcome ? 4
11. Write short notes on any *three* of the following : 3 × 5
- a) Array processor
- b) Power PC
- c) MMX Technology
- d) Scalar and Vector processors.
-