www.makaut.com

CS/B.Tech(ECE/NEW)/SEM-7/EC-702/2009-10

iv)	What is the full form of VHDL?				
	a) Very hig	h speed digital	logic		
	b) Verilog h	ardware descr	iption language		
	c) Very hig	h digital logic			
	d) None of	these.			
v)	In a PLA				
	a) only ANI	array is prog	rammable		
	b) only OR	mmable			
	c) both OR	& AND array a	are programmable		
	d) macro ce	ell is the buildi	ng block.		
vi)	The graph th	nat is used to	represent an algorithm		
	a) a signal	flow graph b	a data flow graph		
	c) a control	flow graph d	a binary decision graph		
vii)					
	a) Area	b)	Timing		
	c) Power	d)	All of these.		
viii)	VHDL is a				
	a) multi threaded program				
	b) a programming language like C				
•		er program			
		al program.			
ix)	The suitable interconnect among the following is				
	a) Aluminiu		Gold		
	c) Copper	d)	Silver,		
x)	Minimum transistor gates required to design XOR ga				
	is				
	a) six	1	b) eight		
	c) twelve		d) ten. '		
77304		2			

CS/B.Tech(ECE/NEW)/SEM-7/EC-702/2009-10

	xi)	VL	SI design flow is a	r Wales			
		a)	cyclic process o	nly		•	
		b)	parallel process				
		c)	sequential and	cyclic proc	ess		
	•	d)	none of these.			· · · · · · · · · · · · · · · · · · ·	
	xii)	In '	VHDL, sequential	statements	s are defined	l in the	
		a)	architecture	b)	process		
		c)	package	d)	none of th	ese.	
	xiii)	Wh	ich of the followi	ng logical	operator do	es not follow	
		ass	ociative properties	s ?			
		a)	OR	b)	XOR		
		c)	NAND	d)	AND.		
• .	xiv)	In f	full custom ASIC o	lesign			
		a)	All the diffused	layers are	defined	,	
		b)	All the lithograp	hic layers a	are defined		
*		c)	All the metal lay	ers are def	ined		
	14	d)	None of these.			. •	
	xv)	Wh	ich of the followin	g is not a p	oart of FPGA	?	
		a)	RTL	b)	I/O		
		c)	PI	d)	CLB.		
			GRO	OUP - B			
	٠		(Short Answer	Type Que	stions)		
			Answer any thu	ee of the fo	ollowing.	$3 \times 5 = 15$	
2.	a)	Wha	at is ASIC ? Give i	ts classific	ation.	2	
	b)	Why	y VLSI design flow	is often c	alled as cycl	e ? Explain.	
				•		3	
3.	Wha	t are	the steps in VLS	I design flo	w ? Explain	.	
4.	a)		at do you mean by	_	· -		
	b)		cribe the method				
	·					1 + 4	
5.	Wha	ıt is	PLA ? Derive a	PLA prog	ramming to		
	com	bina	tional circuit that	squares a :	3 bit number	1 + 4	
6.	combinational circuit that squares a 3 bit number. $1+4$ What is an FPGA? How is it different from CPLD? What are						
			itages ?			1+2+2	
				:			
773	04			3	•	[Turn over	

CS/B.Tech(ECE/NEW)/SEM-7/EC-702/2009-10

GROUP - C

(Long Answer Type Questions)

		Answer any three of the following. $3 \times 15 = 45$
7.	a)	What are the issues that a hardware description
		language must address? Explain briefly.
	b)	Describe the purpose of the following: 5
		i) the entity declaration
		ii) the architecture body.
	c)	Write the VHDL code for HALF ADDER circuit. 5
8.	a)	Why FPGA is preferred over CPLD? Explain the architecture of FPGA.
	b)	Write the steps for programming a FPGA. 4
	c)	How Look Up Table (LUT) is used to program an FPGA? Explain with an example.
9.	a)	What are the characteristics of any material to be used as interconnect?
	b)	What are problems associated with aluminum interconnect?
	c)	"Placement is a fundamental problem in physical design". Explain with an example and necessary diagrams.
10.	a)	How the logic capability of PLA measured?
	b)	What are the differences between PAL and PLA? 2
	c)	Implement the following functions using PLA: 5
	`	i) $f = AB' + A'B$
		ii) $f = A + (B + C). D$
	d)	Explain the arhitecture of PLD. 5
11.	Wri	te short notes on any <i>three</i> of the following: 3×5
	a)	Scan Based Techniques
	b)	Built-In-Self Test (BIST) techniques
	c)	XILINX FPGA architecture
	d)	Analog design automation tools
	e)	NORA logic.

77304