CS/B.TECH/ECE/EVEN/SEM-4/EC-402/2015-16

The Excess-3 code is a

cyclic code weighted code

CS/B.TECH/ECE/EVEN/SEM-4/EC-402/2015-16



MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: EC-402

DIGITAL ELECTRONICS AND INTEGRATED **CIRCUITS**

Time Allotted: 3 Hours

http://www.makaut.com

Full Marks: 70

http://www.makaut.com

The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

GROUP - A

(Multiple Choice Type Questions)

- Choose the correct alternatives for any ten of the $10 \times 1 = 10$ following:
 - The 9's complement representation of (3465), is
 - 6534 a)

5346

4536

- 3456. d)
- Conversion of (11011.101) to decimal number is
 - 26.725 a)

27.625

25.675

- 22.657.d)
- A binary number with n bits all of which are 1s has the value
 - n^2-1 a)

b)

 $2^{(n-1)}$ c)

 $2^{n}-1$.

I Turn over

4/40406

self-complementing code error correcting code. What is the minimum number of two-input NAND gates used to perform the function of 2-input OR gate? One a) b) Two Three d) Four. The code used for labelling cells of the K-map is natural BCD b) Hexadecimal c) d) Octal. gray vii) The minimum number of 2-input NAND/NOR gates required to realize a half adder is 3 bì c) d) 6 viii) The transparent Latch is S-R flip-flop D flip-flop J-K flip-flop. T flip-flop In which type of ADC, the conversion time depends on the magnitude of the analog input counter-type flash-type successive-approximation type dual-slope type. The memory technology which needs the least power is ECL MOS b) CMOS none of these.

2

CS/B.TECH/ECE/EVEN/SEM-4/EC-402/2015-16

- xi) Race around condition is found in which flip-flop?
 - a) D flip-flop
- b) J-K flip-flop
- c) S-R flip-flop
- d) T flip-flop.
- xii) The logic gate used in parity checker is
 - a) NAND gate
- b) NOR gate
- c) X-NOR gate
- d) X-OR gate.

GROUP - B

(Short Answer Type Questions)

Answer any three of the following. $3 \times 5 = 15$

- What is race-around condition? How is it overcome by using Master-slave J-K flip-flop? Explain with logical diagram.
- 3. a) Differentiate between combinational logic circuit and sequential logic circuit.
 - Minimize the following function Using K-Map method

 $F(A, B, C, D) = \sum_{m} (0.2, 3, 6, 7) + \sum_{d} (8, 10, 11, 15)$ and implement the circuit using basic gates. 2 + 3

- Design a MOD 6 synchronous counter using J-K flipflop and draw the timing diagram.
- 5. a) Implement full adder circuit using 3 : 8 decoder with additional logic gates.
 - b) Design Binary to Gray code converter using logic gates. 3 + 2
- 6. Define the following parameters of DACs: 5×1

3

a) Resolution

http://www.makaut.com

- b) Offset error
- c) Settling error
- d) Monotonicity

4/40406

e) Percentage resolution.

[Turn over

CS/B.TECH/ECE/EVEN/SEM-4/EC-402/2015-16

GROUP - C

(Long Answer Type Questions)

Answer any three of the following. $3 \times 15 = 45$

- a) Show how S-R flip flop can be converted into D flipflop.
 - b) Describe the operation of dual slope A/D converter with necessary diagram.
- a) Design a Mod-6 asynchronous counter using T flipflops.
 - State the differences between asynchronous and synchronous counter.
 - Design a synchronous counter with the following sequence:

 6

 0000 0010 0100 0110 1000 1010 -

1010 — 1100 — 1110 — 0000

- 9. a) What are the differences between LATCH and flipflop?
 - Design a 2-bit ripple up-counter using J-K flip-flop and draw timing diagram.
 - c) With a neat diagram describe how a shift register works as parallel-in serial-out mode. 2 + 4 + 9
- a) Explain the operation of R-2R ladder type DAC with neat circuit diagram.
 - Explain the working of a successive approximation register (SAR) type ADC.
 7 + 8
- 11. Write short notes on any three of the following: 3×5
 - a) Ring Counter
 - b) Odd parity generator and checker
 - c) Universal shift register
 - d) Tri-state gates in TTL family
 - e) Johnson counter.

4/40406

http://www.makaut.com

4

http://www.makaut.com

http://www.makaut.com