	(Uiean
	<u>A</u>
	As Agreement Williams Strife Trail Experience
CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13	
2012	
ANALOG & DIGITAL ELECTRONICS	
	Full Marks: 70
The figures in the margin indicate full marks.	
Candidates are required to give their answers in their own words	
as far as practicable.	
GROUP – A	
(Multiple Choice Type Questions)	
ternatives for any	ten of the following:
	$10 \times 1 = 10$
class B power a	amplifier is commonly
b) •	dual
	SE)(N)/(IT)(N)/SE 2012 DIGITAL ELECT the margin indicate to give their answ as far as practical GROUP - A Choice Type Que ternatives for any class B power a

a) b)

A Wien-bridge oscillator has a frequency

 $2\pi\sqrt{RC}$

differential

A stable multivibrator has no stable state

two stable states

triangular wave

saw tooth wave

Schmitt trigger circuit generates

c)

a)

ii)

iii)

iv)

d)

b)

d)

b)

d)

c)

d) none of these.

none of these.

one stable state

none of these.

square wave

none of these.

3152(N) [Turn over CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13 v) Which of the following oscillators is used frequency? a) Crystal oscillator Hartley oscillator b) c) RC phase-shift oscillator Colpitts oscillator. d) vi) A + A'B + B' is equal to \boldsymbol{A} b) B'a) c) 1 d) 0. Negative feedback in an amplifier is vii) reduced gain a) increased noise b) increased frequency & phase c) reduced bandwidth. viii) How many minimum NOR gates is required to implement NAND gate? 3 4 a) b) c) d) 2. The digital logic family which has minimum power ix) dissipation is TTL a) b) **RTL** DTL d) CMOS. c) x) If the input to T-flip-flop is 100 Hz signal, the final output of the three T-flip-flops is cascade is 1000 Hz a) b) 500 Hz c) 300 Hz d) 12.5 Hz. Which one is the sequential circuit? a) Multiplexer b) Decoder c) Encoder d) Counter. 3152(N) 2

CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13

xii) 8421 is a

- a) weighted code
- b) non-weighted code
- c) complementary code d) none of these.

GROUP - B

(Short Answer Type Questions)

Answer any *three* of the following

 $3 \times 5 = 15$

- 2. Implement Full-adder circuit using two Half-adders. Write the truth table of Half-subtractor. 3 + 2
- 3. What is Multiplexer? Why is it called 'data selector'? Write the important characteristics of digital IC. 2 + 1 + 2
- 4. Implement the function $F(A,B,C) = \sum m(1,3,5,6)$ using decoder. What is the difference between combinational circuit and sequential circuit?
- 5. Draw and explain the operation of Monostable multivibrator using 555 Timer.
- 6. Draw and explain the Schmitt trigger circuit.

GROUP - C

(Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$

- 7. a) Write truth table, circuit diagram and timing diagram of SR flip-flop using NOR gate.
 - b) Convert D flip-flop to JK flip-flop.

8 + 7

- 8. a) Design a 2-bit Asynchronous up counter using negative edge trigger JK flip-flop and draw timing diagram.
 - b) Design a MOD-6 Synchronous counter using JK flipflop. 6+9
- 9. Write short notes on any *three* of the following: 3×5
 - a) Johnson counter
 - b) TTL family
 - c) Serial input parallel output shift register
 - d) BCD adder
 - e) 8:3 encoder.

3152(N)

3

[Turn over

CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13



- 10. a) What are the advantages of negative feedback?
 - b) Explain the operation of a phase shift oscillator with circuit diagram.
 - c) Derive an expression for its frequency of oscillation.

3 + 6 + 6

- 11. a) Explain the working of a R-2R Ladder type DAC with a neat circuit diagram.
 - b) Explain the working of a successive approximation register (SAR) type ADC. 7 + 8

=========