

MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code : PC-EE302/PC-EEE302 Analog Electronics

Time Allotted 3 Hours

UPID: 003520

Full Marks :70

The Figures in the margin indicate full marks. Gandidate are required to give their answers in their own words as far as practicable

Group-A (Very Short Answer Type Question)

Answer any ten of the following:	[1 x 10 = 10]
What is the conduction angle of a class C power amplifier?	
What is the value of CMRR of an Ideal OP-Amp?	
(所) What is the relation between I _{CEO} and I _{CBO} in a BJT?	
Where the bias point should be located on the dc load line of a series fed class-A power amplifier?	
How many stable state are possible in a monostable multivibrator?	
According to Barkhausen criteria, what must be the closed loop gain of a feedback circuit in order to create a oscillation?	sustained
Use of negative feedback reduces the noise level in a amplifier system. True or False	
The Q point (I _{CQ} , V _{CEQ}) is at the middle of the ac load line in a class-A transformer coupled power amplifier is the maximum possible peak to peak variation in the collector-emitter voltage.	. Then what
A full wave bridge rectifier with a 20 V (p-p) sinusoidal input has a load resistance of 1 KΩ. Determine the avoidable voltage. Assume ideal diode.	erage dc
What are the operating regions of a BJT characteristics used when the BJT is intended to act as a switch?	
For a transistor $\alpha = 0.988$, $l_B = 10 \mu A$. Determine l_E .	
(XII) One differential amplifier has a differential gain 20000. Find out the common mode gain if CMRR = 80 dB.	
Group-B (Short Answer Type Question) Answer any three of the following	[5 x 3 = 15]
2. Describe piece wise linear diode model. Show the break down region in the I-V characteristics of an actual diode	. (5)
3 Design a differentiator circuit using Op-Amp and other necessary circuit element so that it will have a time constant of 10 ⁻² s and an input capacitance of 0.01 µF. Determine the voltage gain magnitude and phase of the designed circuit at 10 rad/s.	(0)
4. Draw a high frequency model of a BJT. Define and give an expression of the parameters used in the model.	[5]
5/ Draw and explain the functioning of a current to voltage converter using OP-Amp. https://www.makaut.com	[5]
6. Draw a differential amplifier using two <i>npn</i> transistor and a constant current source and other necessary circuit elements. Explain how it rejects the common mode input voltage.	(5)
Group-C (Long Answer Type Question) Answer any three of the following	[15 x 3 = 45]
7 (a) What is the difference between series voltage regulator and shunt voltage regulator? Describe the working principle of a shunt voltage regulator with a neat diagram.	[12]
(b) Define the line and load regulation of a voltage regulator.	[3]
8 (a) What is the difference between power amplifier and voltage amplifier.	[3]
Draw a circuit diagram of transformer coupled class-A power amplifier. Describe its operating principle.	[8]
Derive an expression for a power conversion efficiency of a power amplifier. Calculate the possible maximum efficiency of a transformer coupled class-A power amplifier.	[4]
 (a) What are the main factors which affects the stability of a Q point in BJT transistor. Define three stability factor associated with a BJT. 	[3]
(b) Draw a neat circuit diagram of a collector feedback biasing circuit using an NPN transistor in CE mode without emitter resistance. Find out its Q point (V _{CE} , I _C).	[6]
(c) Calculate its stability factor S(I _{CO}).	[6]
https://www.makaut.com	1/2

10.(a) Draw an instrumentation amplifier using OP-Amp. Explain its functioning

[7]


(b) Design and analyses an integrator using an OP-Amp. Describe how it behaves as an integrator circuit.

Draw the corresponding output if a triangular waveform is applied.

[8]

11. (a) Determine R_{in} , R_o and A_v of the following circuit by applying hybrid- Π model of the transistor.

[7]



- (b) A CE amplifier uses a BJT with β =100 is blased at a collector current of 1 mA and has a collector resistance $R_C = 5 \, k\Omega$. Find g_m , r_{Π} , r_0 . Assume $V_A = 100V$.
- [4]

[4]

(c) Draw an emitter stabilized bias configuration circuit using pnp transistor in CE mode and other necessary circuit elements. Derive an expression for I_C.

https://www.makaut.com Whatsapp @ 9300930012 Send your old paper & get 10/-अपने पुराने पेपर्स भेजे और 10 रुपये पायें,

Paytm or Google Pay सं