http://www.makaut.com

http://www.makaut.com

CS/B.TECH/ECE(OLD)/SEM-4/EC-402/2013 2013

DIGITAL ELECTRONIC CIRCUITS

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks..

Candidates are required to give their answers in their own words as far as practicable.

GROUP - A

(Multiple Choice Type Questions)

1. Choose the correct alternatives for any ten of the following:

 $10 \times 1 = 10$

- i) Gray code is called
 - a) reflected code
- b) non-weighted code
- c) unit distance code
- d) all of these.
- ii) The number of select lines in a 16: I multiplexer is
 - a) 4

b) 3

c) 2

d) 1.

4104(O)

Turn over

CS/B.TECH/ECE(OLD)/SEM-4/EC-402/2013

 $(1AF)_{16} =$

 $(567)_{8}$

(576)₈

 $(657)_{p}$

- $(557)_8$.
- The complement of exclusive OR function is
 - AB + A'Ba)

AB + A'B'

A'B + A

AB + AB'.

- A + B'C =v)
 - $\sum m(0,2,3)$
- $\Pi M (1,4,5,6,7)$
- $\sum m(1,4,5,6,7)$
- $\Pi M(1,2,5,6,7)$.
- A 4 bit ripple counter uses flip-flop with propagation delay of 50 ns each. The maximum clock frequency which can be used is
 - 5 MHz

10 MHz

20 MHz

25 MHz.

4104(O)

2

depends on

In a sequential circuit the output at any instant

- present inputs only
- past inputs only b)
- past outputs only
- present input and past output.
- viii) A 10 bit D/A converter gives a maximum output of 10.23 V. The resolution is
 - 10 mV

b) 20 mV http://www.makaut.com

15 mV

25 mV.

- TTL stands for
 - Transistor Transistor Logic
 - b) Transistor Transformer Logic
 - Transistor Transfer Logic
 - none of these. d)

4104(O)

http://www.makaut.com

http://www.makaut.com

CS/B.TECH/ECE(OLD)/SEM-4/EC-402/2013

For the gate given below the output will be



a)

b)

C)

- d) A'.
- In JK flip-flop, the input J = K = 1 pulse is as out
 - a) set

reset

no change

- toggle.
- Which one of the following can be used as parallel to series converter?
 - Decoder

- Digital counter
- Multiplexer
- Demultiplexer.

GROUP - B

(Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$

http://www.makaut.com

ı

- Design a full adder circuit using two half adder circuits (with truth table).
- Design a 16:1 MUX using 4:1 MUX.
- Design a two-bit comparator circuit by using minimum number of gates.

4104(O)

4

4104(0)

5

Turn over

http://www.makaut.com

- CS/B.TECH/ECE(OLD)/SEM-4/EC-402/2013
- Draw and explain successive approximation type A/D converter.
- What is race around condition? How can you eliminate this problem? Explain with proper diagram. 1 + 4

GROUP - C

(Long Answer Type Questions)

Answer any three of the following. $3 \times 15 = 45$

- 7. Design the following circuits using universal gates (NAND and NOR):
 - AND
 - OR
 - iii) X-OR.
 - b) Simplify the following using K-map:

i)
$$F(A,B,C,D) = \sum m(1,3,5,8,9,11,15) + d(2,13)$$

- $F(A, B, C, D) = \prod M(1, 2, 3, 8, 9, 10, 11, 14).d(7, 15)$
- Distinguish between the combinational circuit and sequential circuits. 3 + 10 + 2
- 8. Design the following using suitable MUX:

$$F(A,B,C,D) \approx \sum m(1,3,4,11,12,13,14,15)$$

CS/B.TECH/ECE(OLD)/SEM-4/EC-402/2013

b) Minimize the following function by using Quine McCluskey method:

$$F(A,B,C,D) = \sum m(1,3,7,11,15) + d(0,2,5)$$

- Design a full adder circuit using decoder and necessary 4 + 8 + 3gates.
- 9. Make the FF conversions:
 - JK to T
 - D to SR.
 - Design a MOD-6 up counter using JK flip-flops.

$$(2 \times 3) + 9$$

Implement the following two Boolean functions with 10. a) a PLA:

$$F_1 = \sum m(0,1,2,4)$$

$$F_2 = \sum m(0,5,6,7)$$

Design the sequence generator using T flip-flops.

$$0 \longrightarrow 1 \longrightarrow 7 \longrightarrow 1 \longrightarrow 2$$

4104(O)

7

http://www.makaut.com

- - Define the following terms:
 - Propagation delay
 - ii) Threshold voltage
 - iii) Fan in
 - Fan out iv)
 - Speed of response. v)
 - Design and explain the operation of totem-pole output.
 - Design the universal gates using CMOS only. 5 + 5 + 5 C)
- Write short notes on any three of the following:
- 3×5

http://www.makaut.com

- Priority Encoder a)
- Successive Approximation type ADC b)
- Parity generator and checker C)
- Universal Shift Register
- BCD to 7-segment display.

55522222255557*****