http://www.makaut.com

CS/B.TECH/ECE/ODD SEM/SEM-5/EC-504A/2016-17



MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: EC-504A

COMPUTER ARCHITECTURE

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

GROUP - A (Multiple Choice Type Questions)

- 1. Choose the correct alternatives for any ten of the following: $10 \times 1 = 10$
 - i) The inter-instruction dependencies in program cause
 - a) data hazards
- b) structural hazards

| Turn over

- c) control hazards
- d) both (a) and (b).
- ii) The advantage of RISC over CISC processor is that
 - a) hardware architecture is simpler
 - b) an instruction can be executed in one cycle
 - c) less number of registers accommodate in chip
 - d) parallel execution capabilities.

http://www.makaut.com

CS/B.TECH/ECE/ODD SEM/SEM-5/EC-504A/2016-17

- iii) The mode field determines
 - a) the type of addressing
 - b) the type of operand
 - the type of instruction format
 - the type of arithmetic or logic operation.
- iv) Associative memory is a
 - a) pointer addressable memory
 - b) content addressable memory
 - c) slow memory
 - d) none of these.
- v) One n-bit processor has
 - a) data bus of size n-bit
 - b) address bus of size n-bit
 - c) system bus of size n-bit
 - d) none of these.
- vi) In case of superscalar processor
 - a) CPI is less than 1
 - b) CPI is greater than 1
 - c) CPI is equal to 1
 - d) CPI cannot be measured (indeterminate).

5/50411

2

5/50411

- vii) In case of little-endian memory
 - lower-order byte is stored to higher-order address
 - reverse of (a)
 - same as big-endian
 - none of these.
- viii) In a microprocessor the address of the next instruction to be executed in stored in
 - Stack pointer
 - Address latch
 - Program counter C)
 - General purpose register.
- Cache memory

http://www.makaut.com

- increases performance
- reduces performance
- machine cycle increases
- none of these.
- A page fault
 - occurs when a program accesses a main memory
 - is an error in a specific page
 - is an access to a page currently not residing in main memory
 - is a reference to a page currently residing in main memory.

| Turn over 3 5/50411

http://www.makaut.com

CS/B.TECH/ECE/ODD SEM/SEM-5/EC-504A/2016-17

- A 'hit' occurs
 - when word is found in virtual memory
 - when word is found in cache memory
 - when word is not found in virtual memory
 - when word is not found in cache memory.
- xii) Delayed branching is related to
 - pipeline hazard pipeline remedy
 - none of these. both (a) and (b)

GROUP - B

(Short Answer Type Questions)

Answer any three of the following. $3 \times 5 = 15$

Evaluate the following arithmetic statement using three, two, one, zero address instructions and RISC instructions:

$$X = (A + B) * (C + D)$$

- What is virtual memory and why is it called 3. virtual?
 - What do you mean by logical address space and physical address space? 3 + 2
- Explain von Neumann architecture with clear diagram.
- Write a VHDL program of 4-bit adder using structural modelling.
- Write down different characteristics of RISC and CISC architecture.

5/50411

http://www.makaut.com

GROUP - C

(Long Answer Type Questions)

Answer any three of the following. $3 \times 15 = 45$

- What is meant by 'Pipeline architecture'? 7. a)
 - What are pipeline hazards?
 - A non-pipeline system takes 40 ns to process a task. The same task can be processed in a four segment pipeline with a clock cycle of 10 ns. Determine the speed up ratio of the pipeline for 50 tasks. What is the maximum speed up that can be achieved in this case?
 - What do you mean by speed-up, efficiency and throughput of a pipelined processor? 3+6+3+3
- Multiply (+ 13) and (6) following Booth's 8. algorithm.
 - Explain how computation time (for addition) is reduced in carry look-ahead adder.
 - Write down the names of the generic addressing modes to address an operand.
 - 5 + 4 + 3 + 3Compare RISC with CISC.

5

http://www.makaut.com

5/50411

Explain the working principle of direct mapping of 9. cache memory.

CS/B.TECH/ECE/ODD SEM/SEM-5/EC-504A/2016-17

- According to the following information, determine the size of the subfields (in bits) in the address for direct mapping, associative mapping and set associative mapping cache schemes:
 - Main memory size is 256 MB, Cache memory size is 1 MB
 - The address space of the processor is 256 MB
 - The block size is 128 bytes
 - 5 + 10iv) No. of blocks in a cache set is 8.

http://www.makaut.com

- Why DMA based 1/O is better than 1/O 10. a) techniques?
 - Differentiate between isolated I/O and memory mapped I/O.
 - Explain DMA based data transfer operation between memory and other peripheral.
 - What is the difference between vectored and non-3 + 3 + 3 + 4 + 2vectored interrupt?

5/50411

6

http://www.makaut.com

http://www.makaut.com

11. Write short notes on any three of the following: 3×5

- a) Flynn's Classification
- b) Harvard Architecture
- c) Bus organization using tri-state buffer
- d) Paging
- e) Associative memory.

пр://www.maкапг.соп

5/50411 7