

MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code : PCC-CS402 Computer Architecture UPID : 004442

Time Allotted: 3 Hours Full Marks:70

The Figures in the margin indicate full marks.

Candidate are required to give their answers in their own words as far as practicable

Group-A (Very Short Answer Type Question)

| 1. An | swer | any ten of the following : | [1 x 10 = 10] | |
|--------------------------------------|--------|---|-----------------|--|
| | (1) | (I) is a processor architecture that executes multiple instructions in a single clock cycle by u | | |
| | | multiple functional units. | | |
| | (11) | A computer is a group of interconnected computers that work together to perform a | a task. | |
| | (111) | (III) architecture is a type of parallel architecture that emphasizes data flow and emphasizes communication between nodes rather than a shared memory space. | | |
| | (IV) | is a technique for increasing instruction-level parallelism by simultaneously executing muinstructions. | ıltiple | |
| | (V) | The primary goal of exception handling is to | | |
| | | The policy in virtual memory is used to decide which page to remove from memory when a needs to be loaded into the memory. | new page | |
| | (VII) | What is a superpipelined processor? | | |
| | (VIII) | What is synchronization in a centralized shared-memory architecture? | | |
| | (IX) | What is exception handling in computer architecture? | | |
| | (X) | What are memory replacement policies? | | |
| | (XI) | What is a memory replacement policy? | | |
| | (XII) | What is a VLIW processor? | | |
| Group-B (Short Answer Type Question) | | | | |
| | | | [5 x 3 = 15] | |
| 2. | \M/ha | at is a cache memory, and how is it different from main memory? | [5] | |
| 2. 3. | | it are some of the design trade-offs involved in implementing a superscalar processor architecture? | [5] | |
| 3. 4. | | it are data hazards in computer architecture? How can they be resolved? | [5] | |
| 5. | | it is a cache miss, and what are the causes of cache misses in a computer system? | [5] | |
| 5. 6. | | it is the role of the memory management unit (MMU) in virtual memory management? | | |
| О. | vvria | it is the role of the memory management unit (willou) in virtual memory management? | [5] | |
| Group-C (Long Answer Type Question) | | | | |
| | | Answer any three of the following: | 15 x 3 = 45] | |
| 7. | Expl | ain the concept of pipeline hazards in computer architecture. How can they be avoided or minimized? | [15] | |
| 8. | (a) | Describe the concept of virtual memory? | [8] | |
| | (b) | Explain how it is implemented in modern computer systems. | [7] | |
| 9. | Expl | ain the concept of cache coherence miss penalty, and discuss the techniques used to reduce it. | [15] | |
| 10. | | pare and contrast superscalar and VLIW processor architectures in terms of their performance plexity, and design challenges. | e, [15] | |
| 11. | men | stem has a 64-bit virtual address space and a 4 KB page size. The page table is stored in mai nory, which has a memory access time of 100 ns. The TLB has a hit rate of 90%, and a TLB miss take ns to service. What is the effective memory access time? | | |

*** END OF PAPER ***