3



# EDA FOR VLSI DESIGN

## SEMESTER - 7

Time:	3 Hours			[Full Marks: 70

#### GROUP - A

	•		( Multiple Choice 1	Гурс 9	uestions )
1.	Cho	ose th	e correct alternatives for any ten	n of the	e following: $10 \times 1 = 10$
	ŋ	Amo	ong the following which one has	the gre	atest gate integration capacity?
		a)	FPGA	<b>b</b> )	CPLD
		c)	PLD	d)	ASIC.
	ii)	The	fastest logic family is		
		a)	TTL	<b>b</b> )	CMOS
,		c)	ECL	d)	IIL.
•	iii)	The	logic family which consumes lea	ast am	ount of power is
		a)	DTL	<b>b</b> )	RCTL
		<b>c</b> )	CMOS	d)	none of these.
<del>.</del>	iv)	FPC	A is a		
		a)	full-custom ASIC	<b>b</b> )	semi-custom ASIC
		c)	programmable ASIC	d)	none of these.
	v)	Min	-cut algorithm is a		
. •		a)	placement algorithm	<b>b</b> )	routing algorithm
	+ 2*	c)	testing algorithm	d)	floor planning algorithm.
	vi)	VLS	I design flow is a		
		a)	cyclic process only	<b>b</b> )	parallel process
		c)	sequential and cyclic process	<b>d</b> )	none of these.

### **CS/B.Tech(ECE-NEW)**/SEM-7/EC-702/08/(09)

Oligota Tool 7 do
----------------------

vii)	VHI	DL is a		
	a)	multi-threaded program	<b>b</b> )	a programming language like C
1	c)	single user program	<b>d</b> )	sequential program.
viii)	The	suitable interconnect among th	e follov	ving is
	a)	Aluminium	<b>b</b> )	Gold
	c)	Copper	d)	Silver.
ix)	Mir	nimum TTL gates required to des	sign XC	OR gate is
	a)	Six	<b>b</b> )	Eight
	c)	Twelve	d)	Ten.
<b>x</b> )	PLA	and PAL are know as	and Artist	
	a)	CPLD	b)	FPLD
	c)	SPLD	d)	GPLD.
xi)	Bir	d's Beak phenomenon occurs in		
	a)	Diffusion	<b>b</b> )	Ion implantation
	c)	Oxidation	d)	Lithography.
xii)	DR	AM is widely used because		
	a)	refreshing operation is not ne	eeded	
•	b)	of low cost and high density		
	c)	of low power consumption		
	d)	of high speed.		
xiii)	Sca	ling is done for		
	a)	improving the switching spee	d	
	b)	decreasing the power dissipat	ion	
	c)	reducing chip size	•	
	d)	all of these.		
xiv)	LUT	`is used in		
	a)	CPLD	<b>b</b> )	· SPLD
	<b>c</b> )	ASIC	d)	FPGA.
xv)	The	output of physical design is		
	a)	Circuit	b)	Layout
* :	c)	Logical model	d)	RTL Schematic.

5



## GROUP - B

## (Short Answer Type Questions)

		( Short Miswer Type Shestions )
· ·	• •	Answer any three of the following. $3 \times 5 = 15$
2.	a)	What is Layout?
	<b>b</b> )	Draw the Layout of CMOS Inverter.
	c)	What is FOX is IC fabrication?
3.	Imp	lement a Full Adder in VHDL code using Mixed Style of Modelling.
4.	<b>a</b> )	What are $\mu$ -based and $\lambda$ -based designs in VLSI fabrication ? In which case full capability of the Fab.Lab. can be utilised ?
	<b>b</b> )	For $0.5~\mu m$ process what is the value of $\lambda$ ? According to the design rule, what will be the minimum widths of diffused region and metal interconnect lines?
		1+1
5.	Dra	w the physical mask layout design for the following Boolean functions:
	a)	F = (BA + DC)
	b)	$F = (B + \overline{C}) A.$
6.	a)	What is cell Library?
	<b>b</b> )	What is cell technology?
	<b>c</b> )	What is Full custom design?
**		
		GROUP - C
		(Long Answer Type Questions)
•		Answer any three of the following. $3 \times 15 = 45$
7.	a)	Write down the difference between CPLD and FPGA.
	b)	Write a program on 4-bit full adder using FA-1 bit.
8.	a)	Explain the difference between Entity and architecture in a VHDL design.
	<b>b</b> )	What are the different styles of describing the Architecture in VHDL? Explain
		each with an example. $3 \times 3$
	<b>c</b> )	Is mixed style description allowed in VHDL?

77304 (6/12)

**END** 

77304 (6/12)

Test generation

Analog design automation tools

Optimazation of Combinational circuits.

c)

d)

e)

5

10

10

5

 $3 \times 5 = 15$