# CS/B.Tech (ECE-OLD) (Supple)/SEM-7/EC-702(O)/09 VLSI DESIGN ( SEMESTER - 7 )

WEST SERGAL LINESPECT OF TECHNOLOGY

1.	Signature of Invigilator					o© Ule Ĉ	3/		1 0	·	
2.											
	Roll No. of the Candidate										
		 	 	 	 			 	_		

CS/B.Tech (ECE-OLD) (Supple)/SEM-7/EC-702(O)/09 ENGINEERING & MANAGEMENT EXAMINATIONS, JULY - 2009 VLSI DESIGN (SEMESTER - 7)

Time: 3 Hours [ Full Marks: 70

#### **INSTRUCTIONS TO THE CANDIDATES:**

- 1. This Booklet is a Question-cum-Answer Booklet. The Booklet consists of **32 pages**. The questions of this concerned subject commence from Page No. 3.
- 2. a) In **Group A**, Questions are of Multiple Choice type. You have to write the correct choice in the box provided **against each question**.
  - b) For **Groups B** & **C** you have to answer the questions in the space provided marked 'Answer Sheet'. Questions of **Group B** are Short answer type. Questions of **Group C** are Long answer type. Write on both sides of the paper.
- 3. **Fill in your Roll No. in the box** provided as in your Admit Card before answering the questions.
- 4. Read the instructions given inside carefully before answering.
- 5. You should not forget to write the corresponding question numbers while answering.
- 6. Do not write your name or put any special mark in the booklet that may disclose your identity, which will render you liable to disqualification. Any candidate found copying will be subject to Disciplinary Action under the relevant rules.
- 7. Use of Mobile Phone and Programmable Calculator is totally prohibited in the examination hall.
- 8. You should return the booklet to the invigilator at the end of the examination and should not take any page of this booklet with you outside the examination hall, **which will lead to disqualification**.
- 9. Rough work, if necessary is to be done in this booklet only and cross it through.


No additional sheets are to be used and no loose paper will be provided

# FOR OFFICE USE / EVALUATION ONLY Marks Obtained Group - A Group - B Group - C Question Number Marks Obtained Obtained

Head-Examiner/Co-Ordinator/Scrutineer

S-53033 (29/07) (O)







# CS/B.Tech (ECE-OLD) (Supple)/SEM-7/EC-702(O)/09 VLSI DESIGN

## **SEMESTER - 7**

Time: 3 Hours [ Full Marks: 70

### **GROUP - A**

			( <b>M</b>	ultiple Choice	Туре 🤅	uestions )				
1.	Cho	Choose the correct alternatives for any <i>ten</i> of the following :								
	i)	Fred	ру							
		a)	decreasing the	number of sta	ges					
		b) minimising the number of poles in signal path								
		c)	achieving low v	voltage gain						
		d)	all of these.							
	ii)	То	implement the	Boolean fund	etion F	$= \overline{A (B + CD)}$	using s	static CMOS		
		tech	nology, number	of MOSs requir	red is					
		a)	4		b)	8				
		c)	6		d)	12.				
<ul> <li>iii) Resistive load in the <i>n</i>-MOS inverter is not used because</li> <li>a) frequency of operation will be reduced too much</li> <li>b) area required by the resistive load in the layout is very large</li> <li>c) power dissipation of the inverter will be very large</li> </ul>										
		d)	the circuit will	not be an inve	rter at a	all.				

hold time.

d)

c)

propagation delay



A logic gate has V  $_{OH}$  = 5V, V  $_{OL}$  = 0.3V, V  $_{IH}$  = 2.2V and V  $_{IL}$  = 0.7V. The noise ix) margin is b) 0.6 V and 0.6 0.6 V and 2.4 V 0.9 V and 0.9 V d) 1 V and 0 V. c) Which of the following is not a step of VHDL programming? X) Entity declaration b) Architecture body a) c) Configuration declaration d) Package architecture. xi) Noise margin ( NM ) for low voltages is defined as b)  $NM_L = V_{IL} - V_{IH}$  $NM_L = V_{IL} - V_{OL}$ a) d)  $NM_L = V_{IH} - V_{IL}$ .  $NM_L = V_{OH} - V_{OL}$ c) Because of trapping & release of electrons in the Si/SiO  $_{\rm 2}$  interface, association xii) noise is known as a) White noise b) Thermal noise c) Flicker noise d) none of these. xiii) Stick diagram carries out the information about the a) actual geometry relations of the individual circuit components relative placement of the transistors and their interconnections b)

c)

d)

layout area of the devices

none of these.

4. What do you mean by Channel Length Modulation for a MOS ? How is drain current related with Channel Length Modulation Coefficient ? 3+2





- 5. Prove that for a bilinear-switched capacitor realization of resistor, the equivalent resistance is T/(4C) where T is the clock period and C is the capacitance of the circuit. 5
- Implement the Boolean function  $F = \overline{ABC + DE}$ , using dynamic CMOS logic. 6. 5

**GROUP - C** 

### (Long Answer Type Questions)

Answer any three of the following.

 $3 \propto 15 = 45$ 

- 7. Explain the operation of a 6-Transistor SRAM with neat sketch. a)
- 10

b) Implement the following functions using CMOS TG: 5

 $Y = A\overline{B} + \overline{A} B$ .

8. What are current source and current sink? a)

3

b) What is current mirror? Explain the operation of MOS current mirror. 8

c) What is Wilson current mirror? Mention its' merits.

2

4

9. What is VHDL? a)

 $4 \propto 2$ 

Explain the following terms related to VHDL: b)

- Entity i)
- ii) Signal
- iii) BUS
- Generic. iv)
- Write a VHDL code for a Full Adder cricuit. c)

5



10. a) Describe in detail Lambda – based design rule for lay out design.

10

b) What is stick diagram? Mention it's use.

5

11. Write short notes on any three of the following:

 $3 \propto 5$ 

- a) Constant Voltage Scaling
- b) CMOS NORA Logic
- c) Drain induced barrier lowering (DIBL)
- d) Pass-Transistor
- e) Clock Skew phenomenon in sequential circuits.

END