Nam	e:				
Roll	No. :				
Invig	jilatoi	's Sig	gnature :		
			CS/B.Tech(EE/N	E W)/	SEM-6/EE-605C/2013
			2013		
		VI	LSI AND MICROEI	LEC'	TRONICS
Time	Allot	ted :	3 Hours		Full Marks : 70
		The	e figures in the margin in	dicat	e full marks.
Cai	ndida	ites a	re required to give their as far as pra		
			GROUP -	A	
			(Multiple Choice Typ	e Qu	estions)
1.	Cho	ose tl	ne correct alternatives fo	or any	y ten of the following :
					$10 \times 1 = 10$
	i)	VLSI	I stands for		
		a)	Very Large Scale Integr	ation	
		b)	Very Low Scale Integra	tion	
		c)	all of these		
		d)	none of these.		
	ii)	In LS	SI maximum number of	trans	sistors per chip is
		a)	10000	b)	1000
		c)	2000	d)	none of these.

[Turn over

6514

www.makaut.com

CS/B.Tech(EE/NEW)/SEM-6/EE-605C/2013

iii) ASIC stands for

- a) Application Surface Integral Circuit
- b) Application Specific Integral Chip
- c) Application Specific Integrated Circuit
- d) All of these.

iv) FPGA is used for

- a) design verification b) front end design
- c) design configuration d) none of these.

v) PLA stands for

- a) Programmable Logic Array
- b) Portable Logic Array
- c) Programmable Linea Array
- d) all of these

vi) E-mos is normally

- a) On device
- b) Off device
- c Can't be said
- d) all false.

vii) CMOS inverter requires minimum

- a) 2 transistors
- b) 4 transistors
- c) all of these
- d) none of these.

viii) VHDL is a

- a) language
- b) hardware

c) PLA

d) none of these.

6514 2

CS/B.Tech(EE/NEW)/SEM-6/EE-605C/2013

- ix) 2-input OR gate requires
 - a) 2 transistors
- b) 5 trnsistors
- c) 1 ransistor
- d) 4 transistors.
- x) D-MOSFET means
 - a) Depletion MOSFET
- b) Direct MOSFET
- c) all of these
- d) none o these.
- xi) Charge inversion can be observed in
 - a) BJT

b) E MOS

c) Diode

d) all of these.

GROUP - B

(Short Answer Type Questions)

Answer any *three* of the following.

 $3 \times 5 = 15$

- $2. \hspace{0.5cm} \mbox{Draw NOR}$ and NAND gates using CMOS.
- $2\times 2\frac{1}{2}$
- 3. Write the advantages of VLSI technology.
- 4. Sketch $Y = \overline{(A+B+C).D}$
- 5. Sketch a stick diagram of 3-input NAND gate.

CS/B.Tech(EE/NEW)/SEM-6/EE-605C/2013

GROUP - C

(Long Answer Type Questions)

Answer any *three* of the following. $3 \times 15 = 45$

- 6. a) Draw an inverter circuit using CMOS.
 - b) Design a circuit using PAL to implement the following function :

$$F_1 = xyz + x^l y^l$$

$$F_2 = w' F_1' + wxy' z$$

c) Write a short note on FPGA.

3 + 7 + 5

- 7. a) Write a short note on *y*-chart.
 - b) Sketch a stick diagram of Y = (A + B + C).D.
 - c) Describe working principle of Enhancement MOSFET.

5 + 5 + 5

- 8. a) Write a VHDL programme for Full Adder.
 - b) Write a VHDL program for X-OR gate.
 - c) Wri e a shor note on photo-lithography. 5 + 5 + 5
- 9. Write short notes on any *three* of the following : 3×5
 - a) PLA
 - b) Ion-implantation
 - c) ASIC
 - d) Depletion MOSFET.

6514 4