http://www.makaut.com

ECE/Odd/Sem-5th/EC-502/2014-15	
cuss how 8253 is used to generate square wave?	2
fain the major components and priority modes of 8259	2-2
to the BSR control word for setting PC2 in 8255	1
it are the main functions performed by BHU and EU unit of 8086 microprocessor?	5
is pipelining achieved in 8086 microprocessor?	4
ribe different addressing modes of 8086 microprocessor.	4
t is the difference between 8086 and 8088 microprocessor?	2
the timing diagram of OUT 08 Instruction stored from memory location 8000H.	4
do you mean by mode 0, mode 1 and mode 2 operation in 8255?	5
are the functions of major components in 8259 interrupt controller?	4
is polling in 8259?	2
in interrupts in 8051 microcontroller.	3
is meant by subroutine? Briefly discuss the sequence of events that take place executing CALL instruction.	2+2
n the burst mode transfer and cycle stealing in context of DMA data transfer e.	2+2
of eight readings is stored in memory location starting at XX50H. Write a m to check whether 40H exists in the set or not. If present, then stop checking are the corresponding memory location in XXA0H and XXA1H. Otherwise FH at ZZA0H.	4
t): 42, 38, 32, 48, F2, 40, 82, 8A.	
hort notes on any three of the following:	3×5
ing modes of 8051 microcontroller.	
d RLC instructions in 8085 µp.	
:ture of Intel 8255A.	
x mode operations of 8086 µp.	
rocontroller.	

CS/B.Tech/ECE/Odd/Sem-5th/EC-502/2014-15

EC-502

MICROPROCESSOR AND MICROCONTROLLER

ime Allotted: 3 Hours The questions are of equal value

The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

GROUP A (Multiple Choice Type Questions)

Answer any ten questions (i) MOV A, M is executed by (B) 2 machine cycle (A) I machine cycle (C) 3 machine cycle (D) 4 machine cycle (ii) 8253 has (B) 5 modes of operation (A) 6 modes of operation (D) 3 modes of operation (C) 4 modes of operation (iii) When PUSH instruction is executed, the stack pointer register is (B) incremented by two (A) decremented by two (D) incremented by one (C) decremented by one (iv) The program counter (PC) in a microprocessor (A) keeps the address of the next instruction to be fetched (B) counts the number of instructions being executed on the microprocessor (C) count the number of program being executed on the microprocessor (D) counts the number of interrupts handled by the microprocessor (v) The USART perform (A) A serial-to-parallel conversion (B) parallel-to-serial converter (C) control and monitoring function (D) all of these

(vi) Which of the following signals indicates an 8-bit data transfer from odd address bank?

5006

(A) A₀ = 0 and BHE = 0

(C) $A_0 = 0$ and BHE = 1

(B) Ao = 1 and BHE=1

(D) A₀ = 1 and BHE= 0

[Turn over]

Full Marks: 70

 $10 \times 1 = 10$

http://www.makaut.com

ECE/Odd/Sem-5th/EC -502/2014-15

: 8051 microcon	troller has			
4 K-Bytes of on-chip ROM		(B) × K-Byre	(B) 8 K-Bytes of on-chip ROM	
16 K-Bytes of on-chip ROM			(D) 32 K-Bytes of on-chip ROM	
Bit Set Reset in	iode in 8255 is used	with one of the fo	ltowing	
port A	(B) port B	(C) port C	(D) none of these	
it are the condit	ions that BIU can su	spend fetching ins	truction?	
current instructi a transfer contro transfer queue is none of these	on requires access to of (jump or call) inst s full	o memory or I/O p ruction occurs	ort	
th one of the fo	llowing is the softw	are interrupt of 800	85 microprocessor?	
RST 7.5	(B) El	(C) RST 1	(D) Trap	
fter completing nmediately after fter completing one of these ack and stack p oth reside in me th reside in CP rmer reside in r rmer reside in the	the present cycle receiving the sign the program pointer emory	at or in CPU or memory DAX B is	gh signal to the HOLD pin,	
ect plicit		(B) register ind	irect	
,		(D) immediate		
Aruction PCHI	-			
res the content	of HL pair to a spec	cified memory loca	ation	
es the content	t of HL pair to the p of HL pair to accur	rogram counter		
	ttent of HL pair with		****	
	and the same of the	o oo program com	HEI	

CS/B.Tech/ECE/Odd/Sem-5th/EC-502/2014-15

5006

(NV)	12 The instruction register holds (A) flag condition (B) op-code (C) instruction address (D) hex code	
	GROUP B (Short Answer Type Questions)	
	Answer any three questions.	3×5 = 15
2.	What is the difference between Latch and a Buffer? Explain why a Latch an output port, but a tri-state buffer can be used for an input port.	s used for 5
3.	How does the ALE signal demultiplex the AD0-7 bus? Explain with diagram	m. 5
A (n	(a) Define addressing mode in 8085 microprocessor.	2+3
(1	(b) How many addressing modes are available in 8085 microprocessor? Explait examples each.	
5. (i	(a) What is pipelined architecture? How is it implemented in 8086 microproces (b) How many address lines are used for I/O mapped I/O technique in the interfacing with 8086?	ssor? 1+2+2 context of
6. ((a) Explain the function of the following pins of 8085. READY, INTR	2+3
((b) Discuss the functions of the following instructions of 8085: ADC H, LHLD 9000H	
	GROUP C (Long Answer Type Questions)	
	Answer any three questions.	3×15 - 4
7.	(a) What are vectored and non-vectored interrupts?	
•	(b) Explain the instruction RIM and SIM. Write a program to calculate the and odd number from a set of eight 8 bit data stored from memory loc and the result will be stored in 8050H and 8060H.	no of even 2+2+ ation 8030H