# International Rectifier

### IRL2910


#### HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


#### **Description**

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	55	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	39	A
I <sub>DM</sub>	Pulsed Drain Current ①	190	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy@	520	mJ
I <sub>AR</sub>	Avalanche Current①⑤	29	А
E <sub>AR</sub>	Repetitive Avalanche Energy①	20	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.0	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.75	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	°C/W

#### Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.12		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.026	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 29A ④
				0.030		V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 29A ④
				0.040		V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 24A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
g <sub>fs</sub>	Forward Transconductance	28			S	$V_{DS} = 50V, I_D = 29A$
	Durin to Common Lord and Commont			25		V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			250	μA	V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
1	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 16V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -16V
Qg	Total Gate Charge			140		I <sub>D</sub> = 29A
Q <sub>gs</sub>	Gate-to-Source Charge			20	nC	$V_{DS} = 80V$
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			81		V <sub>GS</sub> = 5.0V, See Fig. 6 and 13 ④
t <sub>d(on)</sub>	Turn-On Delay Time		11			$V_{DD} = 50V$
t <sub>r</sub>	Rise Time		100		ns	$I_D = 29A$
t <sub>d(off)</sub>	Turn-Off Delay Time		49		115	$R_G = 1.4\Omega, V_{GS} = 5.0V$
t <sub>f</sub>	Fall Time		55			$R_D = 1.7\Omega$ , See Fig. 10 $\textcircled{4}$
	Laterard Brain Indicates		4.5			Between lead,
L <sub>D</sub>	Internal Drain Inductance		4.5	4.5		6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5	_	nH	from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		3700			$V_{GS} = 0V$
Coss	Output Capacitance		630		pF	$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		330			f = 1.0MHz, See Fig. 5

#### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current		55	5 A	MOSFET symbol	
	(Body Diode)				showing the	
I <sub>SM</sub>	Pulsed Source Current			190		integral reverse
	(Body Diode) ①		190			p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 29A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time		240	350	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 29A
Q <sub>rr</sub>	Reverse RecoveryCharge		1.8	2.7	μC	di/dt = 100A/µs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- $^{\circ}$  V<sub>DD</sub> = 25V, starting T<sub>J</sub> = 25°C, L = 1.2mH R<sub>G</sub> = 25 $\Omega$ , I<sub>AS</sub> = 29A. (See Figure 12)
- ③  $I_{SD} \le 29A$ ,  $di/dt \le 490A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_1 < 175^{\circ}C$ .
- 4 Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$ .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics







Fig 3. Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms





Fig 13a. Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

#### Peak Diode Recovery dv/dt Test Circuit






0

Fig 14. For N-Channel HEXFETS

#### Package Outline


#### **TO-220AB Outline**

Dimensions are shown in millimeters (inches)



## Part Marking Information TO-220AB

http://www.irf.com/



## International \*\*Texa Rectifier\*\*

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

Data and specifications subject to change without notice.