

# Common Signal Names & Naming Conventions

Signals beginning with capital letters denote an I/O pin

Signals beginning with lower case letters are internal to a cell

VDD	—	VDD
$\overline{\text{RST}}$	—	$\overline{\text{RST}}$
RST	—	RST
GND	—	GND

L — Left (DI Encoded Input Channel)

Le — Left enable

R — Right (DI Encoded Output Channel)

Re — Right enable

S — Split (DI Encoded Input Control Channel)

SLe — Split & Left Enable

M — Merge (DI Encoded Input Control Channel)

Me — Merge Enable

A, Ae; B, Be; C, Ce; D, De; etc:

Input or output channels (cell dependent) w/ corresponding enable signals

en — internal enable

lv — left valid


rv — right valid

sv — split valid


slv — split & left valid

$\overline{\text{slv}}$  — not split & left valid (inverted slv)




etc.

Copyright (c) 2017, All of the following:	All rights reserved.
Organizations: The Regents of the University of California	
Authors: R St. Denis, C. Nitta, R. Amirtharajah, M. Farrens V. Akella	
Contributors: R. St. Denis	
Citations: Author(s) of respective citations & extensions	

Arbiter\_QDI\_Nonput



- L0
- L0e
- L1
- L1e
- W<1:0>
- We
- T
- Te



Citations: A Designer's Guide to Asynchronous VLSI  
US 7274709 B2


Copyright (c) 2017, All of the following: All rights reserved.

Organizations: The Regents of the University of California

Authors: R St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens  
V. Akella

Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions



Citation: A Designer's Guide to Asynchronous VLSI

Copyright (c) 2017, All of the following:

All rights reserved.


Organizations: The Regents of the University of California

Authors: R St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens  
V. Akella


Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions








Citation: US 6961863 B2

Copyright (c) 2017, All of the following:	All rights reserved.
Organizations: The Regents of the University of California	
Authors: R St. Denis, C. Nitta, R. Amirtharajah, M. Farrens V. Akella	
Contributors: R. St. Denis	
Citations: Author(s) of respective citations & extensions	

# Pre-Charged Full Buffer, e1of4

Inputs	Outputs	I/O
Left <3:0> Right Enable	Right <3:0> Left Enable	VDD GND RST

- RST
- L<3:0>
- Le
- R<3:0>
- Re



Asymmetric C—element


Copyright (c) 2017, All of the following: All rights reserved.

Organizations: The Regents of the University of California

Authors: R. St. Denis, C. Nitta, R. Amirtharajah, M. Farrens, V. Akella


Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions





# PCFB Split 4, e1of4



Citation: US 7274709 B2

Copyright (c) 2017, All of the following:

All rights reserved.

Organizations: The Regents of the University of California

Authors: R. St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens  
V. Akella


Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions



Register\_e1of4

C=0, internally stored data sent to output  
C=1, data on L consumed and stored internally  
C=2, data on L consumed, stored internally, and sent to output



Citation: A Designer’s Guide to Asynchronous VLSI

Copyright (c) 2017, All of the following:	All rights reserved.
Organizations: The Regents of the University of California	
Authors: R St. Denis, C. Nitta, R. Amirtharajah, M. Farrens V. Akella	
Contributors: R. St. Denis	
Citations: Author(s) of respective citations & extensions	







All rights reserved.



Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions