1

## Prologue

"The surest way to corrupt a youth is to instruct him to hold in higher esteem those who think alike, rather than those who think differently."

- Friedrich Nietzsche

"One who imitates nothing, produces nothing."

– Salvador Dali

"I see," says the reader. "The implication is that one must be encouraged to think independently, while continuing to adhere to the expected standards and norms. They must walk the common ground, without straying unilaterally." This is perhaps, one way of expressing a common interpretation of the epigraphs above, and may also be the most intuitively acceptable explanation. Simultaneously however, this logical intuition contradicts the rationale of both speakers: imitation would be to think alike, and thinking differently would be to produce nothing. Ergo, when thoroughly analyzed, the accepted and well reasoned interpretation results in failure from the perspective of both ideals. Consequently, one must develop an alternate, counter-intuitive interpretation capable of absolute justification of two fundamentally opposing motives: rather than walking the common ground, one must exist as the simultaneous superposition of both extremes; there is no common ground, because it does not exist.

While this explication comprehensively eradicates the paradox of ideals, logically it manifests as thoroughly nonsensical, producing anomalous incongruence antagonistic to any basis within reality; for the common ground must exist, as it can be observed. And as it must exist, the initial

interpretation is required to hold true, consequently resulting in unbounded loop and giving rise to the conclusion that both perspectives are simultaneously correct and incorrect. While similar examples of paradoxic causality loops can be found throughout nature and anthropologic phenomena, a quintessential example of the embodiment of these dual super-positional extremes has already been encountered by the reader, and will be seen from again in later sections.

But what do polar opposition, paradox, and simultaneous superposition have to do with asynchronous Quasi-Delay Insensitive (QDI) design? While it can be asserted that they are in fact encountered pervasively throughout, one must begin with an example in order to demonstrate the ubiquity of such a concept: motivation.

Since the late 1980's, numerous arguments in favor of asynchronous design have evolved. In addition facilitating niche applications in signal processing, data-flow, defense and aerospace, and historical examples of out-performing traditional design methods by up to 4X while simultaneously generating twice the energy savings, QDI design also embraces a decreased susceptibility to supply resonances and reduced electromagnetic interference. Moreover, because the only timing assumption permitted by the classification is that of the isochronic fork, one does not require the same degree of timing validation as other VLSI design techniques, consequently justifying the assertion that investment in QDI design, presents opportune potential to prevail as the first to market using the latest technology nodes and fabrication techniques. Alternatively, the highly robust circuitry resultant of a lack of timing assumptions, also implies that one also has the ability to permit high degrees of variation within their fabrication methods, resulting in exceptional cost savings.

Regardless of these left-sided and logical rationalizations however, and while many may find the asynchronous style conceptually intriguing, there remains an intransigent reluctance, as the decision to temporarily, yet fully reject what one has spent transient and economic investment in developing, is elementally at its core an illogical one. Ergo intuitively, an alternate counter-intuitive motivation must exist to satisfy the existing reluctance. Such an intuition however, would require utilization of a right-sided, perhaps seemingly nonsensical argument. This rationalization is difficult to conjure within the confines of academia however, because science must always remain inherently unbiased, based on historical fact, and grounded in quantitative results. And yet, there is one work in particular that comes to mind, that not only adheres to scientific truth, but simultaneously (although perhaps unintentionally) leverages such an argument: "No, You Can't" [1]

## References

- [1] Alain J Martin. 25 Years Ago: The First Asynchronous Microprocessor. 2014.
- [2] S. Keller, A. J. Martin, and C. Moore. DD1: A QDI, Radiation-Hard-by-Design, Near-Threshold 18uW/MIPS Microcontroller in 40nm Bulk CMOS. In 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems, pages 37–44, May 2015.
- [3] Sean Keller. Robust Near-Threshold QDI Circuit Analysis and Design. PhD thesis, 2013.
- [4] Alain J Martin and Mika Nyström. Asynchronous techniques for system-on-chip design. *Proceedings of the IEEE*, 94(6):1089–1120, 2006.
- [5] Mika Nyström. A Pipelined Asynchronous Cache System. Master's thesis, 1997.
- [6] Wonjin Jang. Soft-error Tolerant QDI Circuits, 2008.
- [7] Peter A. Beerel, Recep O. Ozdag, and Marcos Ferretti. A Designer's Guide to Asynchronous VLSI. Cambridge University Press, New York, NY, USA, 1st edition, 2010.
- [8] Alain J Martin. The Limitations to Delay-Insensitivity in Asynchronous Circuits. 1989.
- [9] Rajit Mohnar & Alain J. Martin. Quasi delay insensitive circuits are Turing complete. 1995.
- [10] S. Keller, M. Katelman, and A. J. Martin. A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits. In Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on, pages 65–76, 2009.
- [11] Andrew M Lines. Pipelined Asynchronous Circuits. Technical report, Pasadena, CA, USA, 1998.
- [12] Mika Nyström, Andrew Lines, and Alain J Martin. A Pipelined Asynchronous Cache System.
- [13] Jonathan Dama and Andrew Lines. GHz asynchronous SRAM in 65nm. In Asynchronous Circuits and Systems, 2009. ASYNC'09. 15th IEEE Symposium on, pages 85–94. IEEE, 2009.
- [14] P. L. Penzes and A. J. Martin. An energy estimation method for asynchronous circuits with application to an asynchronous microprocessor. In *Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition*, pages 640–647, 2002.
- [15] Xiaofei Chang. Resetting Asynchronous QDI systems. Master's thesis, 2014.
- [16] M.I. Davies, A. Lines, and R. Southworth. Techniques for facilitating conversion between asynchronous and synchronous domains, November 1 2005. US Patent 6,961,863.