Contents

A	bstract	iii
Li	ist of Figures	vi
Li	ist of Tables	vii
Li	ist of Acronyms	viii
1	Introduction	1
2	Cell Design	6
3	Memory Design, Pipelining, & Energy Estimation3.1 SRAM3.2 ACT Pipelining & Energy Estimation	
4	Results	24
5	Conclusion & Future Work	35
\mathbf{R}	eferences	36

List of Figures

1.1	A generalized linear asynchronous QDI pipeline	2
1.2	Detailed implementation of an e1of4 PCHB	3
1.3	Detailed implementation of an e1of4 PCFB	5
2.1	Detailed implementation of the output rails for an e1of4 Vertical XOR	8
2.2	Detailed implementation of the output rails for an e1ofN Compressor	8
2.3	Davies, Lines, & Southworth QDI State-bit Template	10
2.4	Statebit pulldowns and state validity for use in a 2-bit QDI counter	11
2.5	Detailed implementation of an elof4 4-way PCFB Split	12
2.6	Detailed implementation of an e1of4 2-way interleaved PCFB Split	12
2.7	High level view of a pulldown netlist generator.	13
2.8	Detailed implementation of carry-sum rails in a 2-stage CSA	14
2.9	Detailed implementation of carry-sum computation in a single-stage CSA	14
3.1	Detailed Implementation of the 6T SRAM Datapath Circuitry	17
3.2	Two Broadcast / Copy Trees communicating with a single Completed Tree	22
3.3	A Pipelined Split-Merge Tree utilized during SRAM access	22
4.1	1024 x 16 bit Pipelined SRAM Results	26
4.2	SRAM Read and Write Throughput vs V_{DD} for a pipelined 1024 x 16 bit SRAM	
	bank	27
4.3	e1of4 PCFB TT-Corner Results	28
4.4	e1of4 & e1of2 PCHB TT-Corner Results	29
4.5	e1of4 & e1of2 WCHB TT-Corner Results	30
4.6	Leakage Current vs V_{DD} for for various bank sizes	31
4.7	Read and Write Energy per Cycle for various bank sizes	32
4.8	Read and Write $E\tau$ for various bank sizes	33
4.9	Read and Write $E\tau^2$ for various bank sizes	34

List of Tables

2.1	Vertical XOR Truth Table	7
2.2	Vertical XOR 1of4 Pulldown Computation	7
2.3	2-Bit Counter State & Pulldown Rail Table	10

List of Acronyms

Near Threshold Voltage	iii
Near Threshold Computing	iii
Very Large Scale Integration	1
Integrated Circuit	1
First-In First-Out	2
Input/Output	4
Enable + 1 of 2	3
Enable + 1 of 4	3
Pre-Charged Half Buffer	4
Pre-Charged Full Buffer	4
Most Significant Bit	6
Least Significant Bit	6
Finite State Machines	8
Full Adder	7
Carry-Save Adder	13
Single-Track Full Buffer	13
Process, Voltage & Temperature	16
Static Random Access Memory	16
Cached Dual-Ported	18
Built-In Self Test	19
· ·	
· ·	
	Near Threshold Computing Very Large Scale Integration Integrated Circuit First-In First-Out Input/Output Enable + 1 of 2 Enable + 1 of 4 Pre-Charged Half Buffer Pre-Charged Full Buffer Most Significant Bit Least Significant Bit Finite State Machines Full Adder Carry-Save Adder Single-Track Full Buffer Process, Voltage & Temperature Static Random Access Memory. Cached Dual-Ported Built-In Self Test. Most Recently Used Asynchronous Cache Tool Single-Error-Correcting Double-Error-Detecting

1

Introduction

"There's nothing remarkable about it. All one has to do is hit the right keys at the right time and the instrument plays itself."

- J.S. Bach

Although a myriad of highly-developed techniques exist in the field of Very Large Scale Integration (VLSI) Integrated Circuit (IC) design, two dominant paradigms are encountered universally throughout: synchronous systems, which leverage a shared clock to perform sequencing, and asynchronous systems, which do not [4][5][6]. Of the various forms of asynchronous design - all of which can be categorized in their use of timing assumptions to implement sequencing - the most robust form is that of delay-insensitive (DI) design [7][8]. In a fully DI system, the correct functionality of the circuitry remains independent of wire and gate delays, as by definition, all wires and composite gates can assume arbitrary and unbounded, yet finite and positive delays while maintaining error-free operation [8][4]. Despite this attractive quality however, [9] has formally proven that the set of circuits adhering to these requirements are not only limited in practicality, but are also Turing incomplete, inevitably giving rise to the notion of Quasi Delay insensitivity (QDI) [8]. Much like DI circuits, QDI circuits uphold identical delay requirements, with the single exception of the isochronic fork timing assumption [10], which requires the delay on one branch of a forked wire to be less than the delay through a transitional/gate sequence on the other end of the fork [11].

To place both ideologies in terms of analogy, designing a purely DI system would be

Cell Design

"How can I help but see what is in front of my eyes? Two and two are four."

"Sometimes, Winston. Sometimes they are five. Sometimes they are three.

Sometimes they are all of them at once. You must try harder."

– George Orwell, 1984

Similar to many concepts in digital design, the first step to designing a basic cell is to make a truth table. Table 2.1 provides the logic for implementing a 2-bit vertical XOR. In summary, the function performs the following: XOR the Most Significant Bit (MSB) of A with the MSB of B, XOR the Least Significant Bit (LSB) of A with the LSB of B, and concatenate the result. For example, in binary: A=10, B=11; XOR(A[1], B[1]) = 0; XOR(A[0], B[0]) = 1; Result = 01; Because QDI prefers the use of e1of4 codes however, the table is of maximal use after it has been re-written using quaternary logic, therefore 2.1 provides both binary and quaternary systems. From the quaternary logic table, each result is then grouped together to form the pulldown logic, which is shown in Table 2.2.

From the pulldown table, each pair of inputs is assigned a pair of NMOS transistors stacked in series to create the pulldown logic. As there are 16 total combinations and each combination has 2 inputs, the result initially requires 16 transistors stacked across 2 layers. However, because each combinational input of A and B is unique, either A or B can be shared in the second layer of pulldowns for further area savings. Figure 2.1 provides a completed set of output rails with A[3:0] chosen as the shared set of inputs. Array notation is used to maintain an efficient use

Table 2.1: Vertical XOR Truth Table

	$\mathbf{B}^{\mathbf{i}}$	nar	y I	1of4 Logic					
В		\mathbf{A}		Result		$\mathbf{B} \mid \mathbf{A} \mid$		Result	
0	0	0	0	0	0	0	0	0	
0	0	0	1	0	1	0	1	1	
0	0	1	0	1	0	0	2	2	
0	0	1	1	1	1	0	3	3	
0	1	0	0	0	1	1	0	1	
0	1	0	1	0	0	1	1	0	
0	1	1	0	1	1	1	2	3	
0	1	1	1	1	0	1	3	2	
1	0	0	0	1	0	2	0	2	
1	0	0	1	1	1	2	1	3	
1	0	1	0	0	0	2	2	0	
1	0	1	1	0	1	2	3	1	
1	1	0	0	1	1	3	0	3	
1	1	0	1	1	0	3	1	2	
1	1	1	0	0	1	3	2	1	
1	1	1	1	0	0	3	3	0	

Table 2.2: Vertical XOR 1of4 Pulldown Computation

0 F	0 Rail		1 Rail		2 Rail		3 Rail	
В	A	В	A	В	A	В	A	
0	0	0	1	0	2	0	3	
1	1	1	0	1	3	1	2	
2	2	2	3	2	0	2	1	
3	3	3	2	3	1	3	0	

of drafting space; [18] provides a comprehensive overview of schematic array notation under the connectivity and naming conventions guide. When implementing the cell, the left valid computation can be performed with two 4-input NOR gates fed into an inverted C-element, while the right valid computation is implemented using a 4-input NAND gate attached to $\overline{r[3:0]}$. Depending on whether a half-buffer or full-buffer implementation is preferred, one can follow the usage of the inverter and C-elements provided in Figures 1.2 or 1.3 to complete the cell.

Figure 2.2 depicts the pulldown rails for use in a 3:2 compressor. The compressor sums the number of 1's present in the 1ofN codes' binary representation. The process for developing the pulldown rails follows the same procedure as the vertical XOR cell. Dissimilar to binary logic however, the compressor is not synonymous with a 3:2 Full Adder (FA), as an e1ofN 3:2 adder would sum the values represented by the 1ofN codes, rather than the number of 1's present. Therefore in addition to requiring a unique set of 1of4 pulldown rails, the cell also effectively demands a unique




Figure 2.1: Detailed implementation of the output rails for an e1of4 Vertical XOR Note that B[3:0] inherits a higher input capacitance than A[3:0].




Figure 2.2: Detailed implementation of the output rails for an e1ofN Compressor. In this case, "compressor" is used to mean a device that sums the number of 1's present in the 10fN's binary representation.

set of 1of2 pulldown rails to represent the maximum value of 3+1=4.

In addition to methods for implementing logical functions, another important aspect of digital design is the implementation of Finite State Machines (FSM)'s. FSM's maintain a given state and only change after all expected inputs have become available [8]. One method for doing

so would be to build two separate sets of logic rails - one set provides the next-state logic while the other provides output logic. The output of the next state logic is then buffered and fed as an input into the output logic along with the main inputs to the FSM. The simplicity of the method enables synchronous techniques to be leveraged for generating the boolean state and next state logic, as the synchronous data flops can be easily swapped out for pipelined buffers [8]. However, as the state machine becomes large, the area efficiency of the technique begins to depreciate, inevitably motivating the use of state-holding circuits, rather than maintaining the current state by looping the next-state logic back via pipelined buffers. [17] & [8] provide one method for implementing QDI state-bits, while Figure 2.3 depicts a version with increased modularity.

During the reset, both enable inputs are '0', and $X\theta$ is pulled high while X1 is pulled low, effectively setting the default state of the bit to '0'. Ideally, this would allow both $\overline{X0}$ and $\overline{X1}$ to pre-charge, but because X0 is initialized to logic '1', $\overline{X1}$ necessitates the use of an extra transistor to pre-charge during the circuit reset. Alternatively, the three reset transistors can be mirrored to set the default state to '1' instead of defaulting to '0'. Once the reset has completed, $\overline{X0}$ & $\overline{X1}$ can approached similarly to a set of pre-charged output rails: each time the required set of inputs becomes valid, either $\overline{X0}$ or $\overline{X1}$ will be pulled low to indicate a valid transition has occurred, even if the transition does not require the currently held state to change. The transition on either of the rails is then detected using a state-validity circuit and subsequently combined with the other valid signals according to a half-buffer or full-buffer implementation. After the valid signals have been aggregated and the internal enable is lowered, the state-bit will subsequently change states if the corresponding \overline{X} rail has lowered. For example, if the state-bit holds a '0', X0 is initialized to '1'. When $\overline{X1}$ is pulled down and the enable is lowered, X1 will be pre-charged to '1' and pull X0 down to '0' subsequently allowing $\overline{X1}$ to pre-charge to the default state of '1'. If $\overline{X0}$ had been pulled down instead of $\overline{X1}$, when the enable is lowered the state is maintained and $\overline{X0}$ simply pre-charges back to the original state.

Table 2 provides a state table and pulldown logic for each of the state-bit rails for use in a 2-bit QDI counter, while Figure 2.4 provides the implementation of the pulldown rails and state-validity. Also note the use of 2-dimensional array notation that follows the form S[statebit][rail]. The state-bits could further be combined into a signal array but have been drawn separately for clarity. One method for detecting the validity of the state-bit transitions would be to use two

DLS QDI Statebit | Find | Fin

Figure 2.3: Davies, Lines, & Southworth QDI State-bit Template.

An alternate implementation of [17][8]. The area of the state-bit can be further minimized by removing the cross-coupled staticizers and using an alternate method of staticization.

Table 2.3: 2-Bit Counter State & Pulldown Rail Table

Co	unter S	State	Table	Stat	e[1] - 1 Rail	State	e[1] - 0 Rail
State[1:0]		*State[1:0]		0	1	0	0
0	0	0	1	1	0	1	1
0	1	1	0	Stat	e[0] - 1 Rail	State	e[0] - 0 Rail
1	0	1	1	0	0	0	1
1	1	0	0	1	0	1	1

2-input NAND gates fed into a C-element. However, [5] provides a superior method of detecting the validity, which is also used in the weak-conditioned full adder [12][19].

Although the state-bit's separate enables remain tied together in the counter, their separation is of use in specific instances. First, consider the 4-way PCFB e1of4 Split in Figure 2.5. The split conditionally writes an e1of4 code onto one of four channels, annotated using 2D array notation as **R[channel][rail]**. Each of the 4-channels is provided with it's own set of pulldowns, only one of which will evaluate depending on the select line that is asserted. Regardless of the channel the data is written to however, S[3:0] and L[3:0] are acknowledged with a single wire, as they are both always acknowledged unconditionally. Next, consider the 2-way interleaved Split depicted in Figure 2.6. The output of a single state-bit is used to replace the S[1:0] lines. When left data arrives, the channel currently selected by the state-bit receives the data, the opposite state rail is pulled low, and the corresponding se is lowered allowing the state-bit to flip. As se cannot be raised again until the bit has successfully flipped, it eliminates the need for an additional state-valid computation. The additional reset transistor is required to ensure se[0] successfully pre-charges.

2-bit QDI Counter Statebits & Valid Computation




Figure 2.4: Statebit pulldowns and state validity for use in a 2-bit QDI counter. The state validity performs the equivalent of 2 NAND gates fed into a C-element [5][12][19].




Figure 2.5: Detailed implementation of an e1of4 4-way PCFB Split. An extension of [20].




Figure 2.6: Detailed implementation of an e1of4 2-way interleaved PCFB Split. Extensions of [17][20] using a single state-bit.

Pulldown Netlist Generation Input List Output List Output List Functional Description Patched Net Compression Reduction Patched Net Compression Netlist Pobluscation Patched Net Compression Netlist

Figure 2.7: High level view of a pulldown netlist generator.

In all cases encountered thus far, transistors in the pulldown logic have been drawn using wired connections. However in some cases, connections cannot always be drawn easily. First, consider the e1ofN Carry-Save Adder (CSA) carry-sum rails depicted in Figure 2.8. The carry save adder adds the value of two e1of4 codes + an e1of2 code. Carry-save addition is commonly used in high-performance Booth multiplication to quickly sum the results of partial product computations -[21] leverages an alternate Single-Track Full Buffer (STFB) implementation. As the maximum value produced by the CSA is 3+3+1=7, it necessitates the use of an additional set of e1of2 carry-out rails (not shown). In Figure 2.8, the carry-sum operation has been broken into 2-sages, and as such, the connections can be drawn in a similar fashion to the previous methods. The 2-stage CSA may be of use when the number of transistors in the pulldown logic is limited due to NTV operation, as [2] does not utilize implementations with more than 4 NMOS transistors in series. Next, consider the single-stage CSA shown in 2.9. In order to effectively illustrate the connections, a set of patched nets is used. Each of the nets represents 4 wired connections. Finally, consider the method for pulldown netlist generation shown in Figure 2.7. Although an automated tool for constructing a functional pulldown netlist is beyond the scope of this thesis, once cell implementation has been thoroughly understood, the process of automating logic for standard cell generation is the next step in constructing a unique toolset (if previously developed methods are unavailable). As a result, one may choose to develop a program to automate pulldown netlist generation, rather than designing cells by hand.

While this chapter has aimed to educate the reader on techniques for designing e1ofN cells, there are still many additional topics that remain uncovered, such as, pipelined arbitration, pipelined completion, weak-conditioned logic, reduced stack pre-charged logic, single-track full




Figure 2.8: Detailed implementation of carry-sum rails in a 2-stage CSA.




Figure 2.9: Detailed implementation of carry-sum computation in a single-stage CSA.

buffered logic, and sense-amp half buffered logic[22]. [8] is an excellent resource, as it provides a exhaustive overview of nearly all industrially-utilized asynchronous techniques, while [17] and [20] provide comprehensive implementation examples, in addition to other works output by pioneers in the field of asynchronous design.

Memory Design, Pipelining, & Energy Estimation



Salvador Dali, Disintegration of the Persistence of Memory

One element common to all computational systems is memory. In the majority of modern CPU's, memory exists as a hierarchy composed of several layers, with each layer increasing in size and consequently decreasing in speed [5]. This *cache hierarchy* occupies a significant fraction of the overall die size and thus may consume up to 50% of the relative dynamic power [23][24]. Moreover, as there is a quadratic relationship between voltage and the dynamic power consumed, and technology scaling can no longer be relied upon to further advance devices' supply scaling, alternate methods for scaling a die's supply voltage must be sought out.




Figure 3.2: Two Broadcast / Copy Trees communicating with a single Completed Tree.




Figure 3.3: A Pipelined Split-Merge Tree utilized during SRAM access.

In order to to create wide SRAM subarrays, SRAM subarrays, tiles of width 12 and 16 bits are stacked vertically. Using these two widths, any width of 4 bits may be supported, except for widths of 4, 8 and 20. Commercial asynchronous systems have used this method in the past for purposes of minimizing the number of physical VLSI templates and the effective time to market




Figure 4.3: e1of4 PCFB TT-Corner Results $E\tau$ and $E\tau^2$ are also shown for the same buffer, with all transistors sized 3x larger




Figure 4.4: e1of4 & e1of2 PCHB TT-Corner Results




Figure 4.5: e1of4 & e1of2 WCHB TT-Corner Results

References

- [1] David A. Patterson and John L. Hennessy. Computer Organization and Design: The Hardware Software Interface ARM Edition. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition, 2016.
- [2] S. Keller, A. J. Martin, and C. Moore. DD1: A QDI, Radiation-Hard-by-Design, Near-Threshold 18uW/MIPS Microcontroller in 40nm Bulk CMOS. In 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems, pages 37–44, May 2015.
- [3] Sean Keller. Robust Near-Threshold QDI Circuit Analysis and Design. PhD thesis, 2013.
- [4] Alain J Martin and Mika Nyström. Asynchronous techniques for system-on-chip design. *Proceedings of the IEEE*, 94(6):1089–1120, 2006.
- [5] Mika Nyström. A Pipelined Asynchronous Cache System. Master's thesis, 1997.
- [6] Wonjin Jang. Soft-error Tolerant QDI Circuits, 2008.
- [7] Alain J Martin. 25 Years Ago: The First Asynchronous Microprocessor. 2014.
- [8] Peter A. Beerel, Recep O. Ozdag, and Marcos Ferretti. A Designer's Guide to Asynchronous VLSI. Cambridge University Press, New York, NY, USA, 1st edition, 2010.
- [9] Alain J Martin. The Limitations to Delay-Insensitivity in Asynchronous Circuits. 1989.
- [10] Rajit Mohnar & Alain J. Martin. Quasi delay insensitive circuits are Turing complete. 1995.
- [11] S. Keller, M. Katelman, and A. J. Martin. A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits. In *Asynchronous Circuits and Systems*, 2009. ASYNC '09. 15th IEEE Symposium on, pages 65–76, 2009.
- [12] Andrew M Lines. Pipelined Asynchronous Circuits. Technical report, Pasadena, CA, USA, 1998.
- [13] Mika Nyström, Andrew Lines, and Alain J Martin. A Pipelined Asynchronous Cache System.
- [14] Jonathan Dama and Andrew Lines. GHz asynchronous SRAM in 65nm. In Asynchronous Circuits and Systems, 2009. ASYNC'09. 15th IEEE Symposium on, pages 85–94. IEEE, 2009.
- [15] P. L. Penzes and A. J. Martin. An energy estimation method for asynchronous circuits with application to an asynchronous microprocessor. In *Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition*, pages 640–647, 2002.
- [16] Xiaofei Chang. Resetting Asynchronous QDI systems. Master's thesis, 2014.

- [17] M.I. Davies, A. Lines, and R. Southworth. Techniques for facilitating conversion between asynchronous and synchronous domains, November 1 2005. US Patent 6,961,863.
- [18] Cadence Design Systems Inc. Icadv 12.3 connectivity and naming conventions guide. Technical report, 2017.
- [19] U. V. Cummings, A. M. Lines, and A. J. Martin. An asynchronous pipelined lattice structure filter. In Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 126–133, Nov 1994.
- [20] U. Cummings and A. Lines. Asynchronous crossbar with deterministic or arbitrated control, September 25 2007. US Patent 7,274,709.
- [21] B. R. Sheikh and R. Manohar. An Asynchronous Floating-Point Multiplier. In 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems, pages 89–96, May 2012.
- [22] K. S. Chong, W. G. Ho, T. Lin, B. H. Gwee, and J. S. Chang. Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 25(2):402–415, Feb 2017.
- [23] S. Kaxiras, Zhigang Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. In *Computer Architecture*, 2001. Proceedings. 28th Annual International Symposium on, pages 240–251, 2001.
- [24] K. Flautner, Nam Sung Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In *Computer Architecture*, 2002. Proceedings. 29th Annual International Symposium on, pages 148–157, 2002.
- [25] V. De. Energy efficient computing in nanoscale CMOS: Challenges and opportunities. In Solid-State Circuits Conference (A-SSCC), 2014 IEEE Asian, pages 121–124, Nov 2014.
- [26] Wonjin Jang and Alain J Martin. Soft-error robustness in QDI circuits. 2005.
- [27] Sean Jason Keller. Robust near-threshold QDI circuit analysis and designs. PhD thesis, Citeseer, 2014.
- [28] Brian Zimmer. Resilient Design Methodology for Energy-Efficient SRAM. Master's thesis, University of California, Berkeley, May 2012.
- [29] Brian Zimmer and Borivoje Nikolic. Resilient Design Methodology for Energy-Efficient SRAM. PhD thesis, Citeseer, 2013.
- [30] L. Dolecek, M. Qazi, D. Shah, and A. Chandrakasan. Breaking the simulation barrier: SRAM evaluation through norm minimization. In *Computer-Aided Design*, 2008. *ICCAD 2008*. *IEEE/ACM International Conference on*, pages 322–329, Nov 2008.
- [31] J. Teifel, D. Fang, D. Biermann, C. Kelly, and R. Manohar. Energy-efficient pipelines. In *Proceedings Eighth International Symposium on Asynchronous Circuits and Systems*, pages 23–33, April 2002.
- [32] Steven Morgan Burns. Performance analysis and Optimization of Asynchronous Circuits. PhD thesis, 1991.

- [33] Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. CACTI 6.0: A Tool to Model Large Caches. Technical Report HPL-2009-85, HP Laboratories, Palo Alto, CA, USA, Apr. 2009.
- [34] C. Y. Lee and N. K. Jha. CACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations. In 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pages 866–871, June 2011.
- [35] Lawrence T. Clark, Vinay Vashishtha, Lucian Shifren, Aditya Gujja, Saurabh Sinha, Brian Cline, Chandarasekaran Ramamurthy, and Greg Yeric. ASAP7: A 7-nm finFET predictive process design kit. *Microelectronics Journal*, 53:105 115, 2016.