

Unit I
PART-A

Q.No	Question	Text Book	Blooms Taxonomy level	CLO
1.	<p>1. The _____ format is usually used to store data.</p> <p>a) BCD</p> <p>b) Decimal</p> <p>c) Hexadecimal</p> <p>d) Octal</p>			
2.	<p>A source program is usually in _____</p> <p>a) Assembly language</p> <p>b) Machine level language</p> <p>c) High-level language</p> <p>d) Natural language</p>			
3.	<p>The small extremely fast, RAM's are called as _____</p> <p>a) Cache</p> <p>b) Heaps</p> <p>c) Accumulators</p> <p>d) Stacks</p>			
4.	<p>_____ bus structure is usually used to connect I/O devices.</p> <p>a) Single bus</p> <p>b) Multiple bus</p> <p>c) Star bus</p> <p>d) Rambus</p>			
5.	<p>The Input devices can send information to the processor.</p> <p>a) When the SIN status flag is set</p> <p>b) When the data arrives regardless of the SIN flag</p> <p>c) Neither of the cases</p> <p>d) Either of the cases</p>			

6.	<p>The decoded instruction is stored in _____</p> <p>a) IR</p> <p>b) PC</p> <p>c) Registers</p> <p>d) MDR</p>			
7.	<p>Which of the register/s of the processor is/are connected to Memory Bus?</p> <p>a) PC</p> <p>b) MAR</p> <p>c) IR</p> <p>d) Both PC and MAR</p>			
8.	<p>ISP stands for _____</p> <p>a) Instruction Set Processor</p> <p>b) Information Standard Processing</p> <p>c) Interchange Standard Protocol</p> <p>d) Interrupt Service Procedure</p>			
9.	<p>The internal components of the processor are connected by _____</p> <p>a) Processor intra-connectivity circuitry</p> <p>b) Processor bus</p> <p>c) Memory bus</p> <p>d) Rambus</p>			
10.	<p>The registers, ALU and the interconnection between them are collectively called as _____</p> <p>a) process route</p> <p>b) information trail</p> <p>c) information path</p> <p>d) data path</p>			
11.	<p>An optimizing Compiler does _____</p> <p>a) Better compilation of the given piece of code</p> <p>b) Takes advantage of the type of processor and reduces its process time</p> <p>c) Does better memory management</p> <p>d) None of the mentioned</p>			

12.	<p>. When Performing a looping operation, the instruction gets stored in the _____</p> <p>a) Registers</p> <p>b) Cache</p> <p>c) System Heap</p> <p>d) System stack</p>			
13.	<p>To reduce the memory access time we generally make use of _____</p> <p>a) Heaps</p> <p>b) Higher capacity RAM's</p> <p>c) SDRAM's</p> <p>d) Cache's</p>			
14.	<p>The time delay between two successive initiations of memory operation _____</p> <p>a) Memory access time</p> <p>b) Memory search time</p> <p>c) Memory cycle time</p> <p>d) Instruction delay</p>			
15.	<p>During the execution of a program which gets initialized first?</p> <p>a) MDR</p> <p>b) IR</p> <p>c) PC</p> <p>d) MAR</p>			
16.	<p>The internal components of the processor are connected by _____</p> <p>a)Processor intra-connectivity circuitry</p> <p>b)Processor bus</p> <p>c)Memory bus</p> <p>d) Rambus</p>			

17.	<p>In multiple Bus organisation, the registers are collectively placed and referred as _____</p> <p>a) Set registers</p> <p>b) Register file</p> <p>c) Register Block</p> <p>d) Map registers</p>			
18.	<p>he ISA standard Buses are used to connect _____</p> <p>a) RAM and processor</p> <p>b) GPU and processor</p> <p>c) Harddisk and Processor</p> <p>d) CD/DVD drives and Processor</p>			
19.	<p>An optimizing Compiler does _____</p> <p>a) Better compilation of the given piece of code</p> <p>b) Takes advantage of the type of processor and reduces its process time</p> <p>c) Does better memory management</p> <p>d) None of the mentioned</p>			
20.	<p>When Performing a looping operation, the instruction gets stored in the _____</p> <p>a) Registers</p> <p>b) Cache</p> <p>c) System Heap</p> <p>d) System stack</p>			
21.	<p>The circuit used to store one bit of data is called</p> <p>a) Registers</p> <p>b) Encoder</p> <p>c) Decoder</p> <p>d) Flip flop</p>			

22.	<p>The average time required to reach a storage location in memory and obtain its content is</p> <ul style="list-style-type: none"> a) Turnaround time b) Access time c) Seek time d) Transfer time 			
23.	<p>The addressing mode used in the instruction ADD X,Y is</p> <ul style="list-style-type: none"> a) Direct b) Indirect c) Absolute d) index 			
24.	<p>A stack organised computer uses instruction of</p> <ul style="list-style-type: none"> a) Zero addressing b) One addressing c) Two addressing d) Three addressing 			
25.	<p>An n-bit microprocessor has</p> <ul style="list-style-type: none"> a) n-bit program counter b) n-bit instruction register c) n-bit stack pointer d) n-bit address register 			
26.	<p>The register that keeps track of the instructions of a program in the memory</p> <ul style="list-style-type: none"> a) Instruction Register b) Program Counter c) Index Register d) Accumulator 			

27.	<p>The BSA instruction is</p> <ul style="list-style-type: none"> a) Branch and store accumulator b) Branch and save return address c) Branch and shift address d) Branch and show accumulator 			
28.	<p>The load instruction is used to designate a transfer from memory to a processor register known as</p> <ul style="list-style-type: none"> a) Accumulator b) Instruction register c) Program counter d) Index register 			
29.	<p>Status bit is also called as</p> <ul style="list-style-type: none"> a) Binary bit b) Flag bit c) Signed bit d) Unsigned bit 			
30.	<p>What is the content of Stack Pointer(SP)?</p> <ul style="list-style-type: none"> a) Address of current instruction b) Address of next instruction c) Address of top element of stack d) Size of stack 			
31.	<p>In assembly language programming, the minimum number of operands required for an instruction is/are</p> <ul style="list-style-type: none"> a) Zero b) One c) Two d) Three 			

32.	<p>In which addressing mode the operand is given explicitly in the instruction</p> <p>a) Immediate</p> <p>b) Register</p> <p>c) Direct</p> <p>d) Indirect</p>			
33.	<p>The ALU makes use of _____ to store the intermediate results.</p> <p>a) Accumulators</p> <p>b) Registers</p> <p>c) Heap</p> <p>d) Stack</p>			
34.	<p>The control unit controls other units by generating _____</p> <p>a) Control signals</p> <p>b) Timing signals</p> <p>c) Transfer signals</p> <p>d) Command Signals</p>			
35.	<p>The instruction -> Add LOCA, R0 does _____</p> <p>a) Adds the value of LOCA to R0 and stores in the temp register</p> <p>b) Adds the value of R0 to the address of LOCA</p> <p>c) Adds the values of both LOCA and R0 and stores it in R0</p> <p>d) Adds the value of LOCA with a value in accumulator and stores it in R0</p>			
36.	<p>The bus used to connect the monitor to the CPU is _____</p> <p>a) PCI bus</p> <p>b) SCSI bus</p> <p>c) Memory bus</p> <p>d) Rambus</p>			

37.	<p>Add #45, when this instruction is executed the following happen/s _____</p> <p>a) The processor raises an error and requests for one more operand</p> <p>b) The value stored in memory location 45 is retrieved and one more operand is requested</p> <p>c) The value 45 gets added to the value on the stack and is pushed onto the stack</p> <p>d) None of the mentioned</p>			
38.	<p>In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is _____</p> <p>a) $EA = 5 + R1$</p> <p>b) $EA = R1$</p> <p>c) $EA = [R1]$</p> <p>d) $EA = 5 + [R1]$</p>			
39.	<p>The effective address of the following instruction is MUL 5(R1,R2).</p> <p>a) $5 + R1 + R2$</p> <p>b) $5 + (R1 * R2)$</p> <p>c) $5 + [R1] + [R2]$</p> <p>d) $5 * ([R1] + [R2])$</p>			
40.	<p>An 24 bit address generates an address space of _____ locations.</p> <p>a) 1024</p> <p>b) 4096</p> <p>c) 2^{48}</p> <p>d) 16,777,216</p>			
41.	<p>The type of memory assignment used in Intel processors is _____</p> <p>a) Little Endian</p> <p>b) Big Endian</p> <p>c) Medium Endian</p> <p>d) None of the mentioned</p>			

42.	RTN stands for _____ a) Register Transfer Notation b) Register Transmission Notation c) Regular Transmission Notation d) Regular Transfer Notation			
43.	The instruction, Add R1,R2,R3 in RTN is _____ a) $R3 = R1 + R2 + R3$ b) $R3 \leftarrow [R1] + [R2] + [R3]$ c) $R3 = [R1] + [R2]$ d) $R3 \leftarrow [R1] + [R2]$			
44.	The two phases of executing an instruction are _____ a) Instruction decoding and storage b) Instruction fetch and instruction execution c) Instruction execution and storage d) Instruction fetch and Instruction processing			
45.	When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as _____ a) Branch target b) Loop target c) Forward target d) Jump instruction			
46.	_____ converts the programs written in assembly language into machine instructions. a) Machine compiler b) Interpreter c) Assembler d) Converter			

47.	<p>The alternate way of writing the instruction, ADD #5,R1 is _____</p> <p>a) ADD [5],[R1];</p> <p>b) ADDI 5,R1;</p> <p>c) ADDIME 5,[R1];</p> <p>d) There is no other way</p>			
48.	<p>_____ the most suitable data structure used to store the return addresses in the case of nested subroutines.</p> <p>a) Heap</p> <p>b) Stack</p> <p>c) Queue</p> <p>d) List</p>			
49.	<p>The system is notified of a read or write operation by _____</p> <p>a) Appending an extra bit of the address</p> <p>b) Enabling the read or write bits of the devices</p> <p>c) Raising an appropriate interrupt signal</p> <p>d) Sending a special signal along the BUS</p>			
50.	<p>The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is?</p> <p>a) Exceptions</p> <p>b) Signal handling</p> <p>c) Interrupts</p> <p>d) DMA</p>			

PART-B

Q.No	Question	Text book	Blooms Taxonomy Level	CLO

1.	Explain the various functional units of a computer.			
2.	Explain the various types of Memory System.			
3.	Explain the role of registers – PC, IR, MAR and MDR in processor.			
4.	What is a Bus? Explain Single and Multiple Bus Structure.			
5.	Explain Register Transfer Notation with examples.			
6.	Explain Assembly Language Notation with examples.			
7.	What are the different types of Instruction Format? Explain each with an example.			
8.	Differentiate RISC and CISC.			
9.	What are Assembler Directives? Give an example.			
10	Explain various Processor and CPU cores in ARM processor.			

PART-C

Q.No	Question	Text book	Blooms Taxonomy Level	CLO
------	----------	-----------	-----------------------	-----

1.	Explain Instruction Execution in Straight Line Sequencing and Branching.			
2.	Describe various Addressing Modes with suitable examples.			
3.	Explain basic I/O operations in detail.			
4.	Explain Memory location, memory addresses and memory operation in detail.			
5.	Define Microprocessor. Explain the evolution of Microprocessors in detail.			
6.	Explain Assembly Language Program with an example.			
7.	Explain ARM processor and Thumb instruction set in detail.			
8.	Explain Instruction encoding format for Load and Store instructions in ARM processor.			