SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

Ramapuram Campus, Bharathi Salai, Ramapuram, Chennai - 600089

FACULTY OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



QUESTION BANK

DEGREE / BRANCH: B Tech/CSE/AIML

III SEMESTER

18CSC203J-COMPUTER ORGANIZATION AND ARCHITECTURE

Regulation-2018

AcademicYear -2021-2022

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

Ramapuram Campus, Bharathi Salai, Ramapuram, Chennai-600089

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

QUESTION BANK

SUBJECT : 18CSC203J-COMPUTER ORGANIZATION AND ARCHITECTURE

SEM/YEAR:III/II

Course Outcomes

CO1: Identify the computer hardware and how software interacts with computer hardware

CO2: Apply Boolean algebra as related to designing computer logic, through simple combinational and sequential logic circuits

CO3: Analyze the detailed operation of Basic Processing units and the performance of Pipelining

CO4: Analyze concepts of parallelism and multi-core processors

CO5: Identify the memory technologies, input-output systems and evaluate the performance of memory system

CO6: Identify the computer hardware, software and its interactions

UNIT IV

Parallelism- Need, types of Parallelism- applications of Parallelism- Parallelism in Software- Instruction level parallelism- Data level parallelism- Challenges in parallel processing- Architectures of Parallel Systems - Flynn's classification- SISD, SIMD - MIMD, MISD - Hardware multithreading- Coarse Grain parallelism, Fine Grain parallelism - Uni-processor and Multiprocessors- Multi-core processors- Memory in Multiprocessor Systems- Cache Coherency in Multiprocessor Systems- MESI protocol for Multiprocessor Systems.

•	PART-A (Multiple Choice Questions)				
Q. No	Questions	Course Outcome	Competence BT Level		
1	Identify how the potential parallelism among instructions is exploited a. Pipelining b. Scalability	CO4	BT1		
	c. Supervision d. Compatibility Answer: a. Pipelining				
2	Comparing with pipelining the performance becomes potentially greater since the clock cycle a. increases b. decreases c. stabilizes	CO4	BT2		

	1 6.1 1		
	d. none of the above		
	Answer:		
	b. decreases		
3	Find out the processor whose technique is to allow multiple	CO4	BT1
	instructions to be issued in every pipeline stage.		
	a. single-issue processors		
	b. dual -issue processors		
	c. multiple- issue processors		
	d. no-issue processor		
	Answer:		
	c. multiple- issue processors		
4	Estimate what multiple issue processors try to exploit in a large	CO4	BT4
	amount ?		
	a. data level parallelism		
	b. task level parallelism		
	c. bit level parallelism		
	d. instruction level parallelism		
	Answer:		
	d. instruction level parallelism		
5	An approach to implement a multiple issue processor where the	CO4	BT2
	decisions are made by the compiler before execution is understood as		
	a		
	a. static multiple issue		
	b. dynamic multiple issue		
	c. speculation		
	d. loop delay		
	Answer:		
	a. static multiple issue	GO (2001
6	Parallelism achieved by performing the same operation on	CO4	BT1
	independent data is defined as		
	a. data level parallelism		
	b. task level parallelism		
	c. bit level parallelism		
	d. instruction level parallelism		
	Answer:		
	a. data level parallelism	CO4	BT1
7	Who identified the way of classifying systems with parallel	C <i>04</i>	DII
	processing capability?		
	a. Alan Turing		
	b. Flynn		
	c. John Von Neumann		
	d. Frederick P. Brooks		
	Answer:		
0	b. Flynn	CO4	BT1
8	Which of the following category does uniprocessors fall under?	C <i>04</i>	DII
	a. SISD		
	b. SIMD		

	c. MISD		
	d. MIMD		
	Answer:		
	a. SISD		
9	In a Symmetric multiprocessor (SMP), the memory access time to any	CO4	BT5
	region of memory is validated		
	a. differently for each processor.		
	b. uniquely for each processor.		
	c. approximately same for each processor		
	d. statically for each processor		
	Answer:		
	c. approximately same for each processor		
10	The memory access time to different regions of memory may differ	CO4	BT4
	for a		
	a. SMP		
	b. NUMA		
	c. Uniprocessor		
	d. Vector processor		
	Answer:		
	b. NUMA		
11	MIMD may be identified as	CO4	BT2
	a. shared memory multiprocessors		
	b. distributed memory multiprocessors		
	c. both a and b		
	d. either a or b		
	Answer:		
	d. either a or b		
12	Hardware multithreading increases utilization of a processor by	CO4	BT2
	switching to another thread when		
	a. one thread is running		
	b. one thread is stalled		
	c. multiple threads are running		
	d. multiple threads are stalled		
	Answer:		
	b. one thread is stalled	Go.	P.771
13	A thread includes	CO4	BT1
	a. program counter, register state and stack		
	b. only program counter and register states		
	c. only register, states and stack		
	d. only program counter and stack		
	Answer:		
	a. program counter, register state and stack		7.00
14	What does a process switch usually invoke?	CO4	BT2
	a. operating system and the thread switch		
	b. operating system or the thread switch		
	c. operating system but not the thread switch		

	d. operating system and functional unit		
	Answer:		
	c. operating system but not the thread switch		
15	Determine what the processor must be able to do, to make fine grained	CO4	BT3
	multithreading practical.		
	a. stall threads on every clock cycle		
	· ·		
	b. switch threads on every cache miss		
	c. stall threads on every cache miss		
	d. switch threads on every clock cycle		
	Answer:		
	d. switch threads on every clock cycle		
16	Identify of the following is an advantage of fine-grained	CO4	BT1
10		004	DII
	multithreading?		
	a. it can increase the throughput		
	b. it can hide the throughput losses that arise from short and long stalls		
	c. it can reduce the throughput losses that arise from short and long		
	stalls		
	d. all of the above		
	Answer:		
	b. it can hide the throughput losses that arise from short and long		
	stalls		
17	Choose the primary disadvantage of fine-grained multithreading.	CO4	BT3
	a. it slows down the execution of multiple threads		
	b. it speeds up the execution of individual threads		
	c. it slows down the execution of individual threads		
	d. it speeds up the execution of multiple threads		
	Answer:		
	c. it slows down the execution of individual threads		
18	Coarse-grained multithreading approach switches threads only on	CO4	BT1
	costly stalls such as		
	a. last-level cache hits		
	b. capacity misses		
	c. conflict misses		
	d. last-level cache misses		
	Answer:		
	d. last-level cache misses		
19	When a processor with coarse-grained multithreading issues	CO4	BT1
	instructions from a single thread and a stall occurs, the pipeline must		
	be		
	a. emptied		
	b. frozen		
	c. either a or b		
	d. both a and b		
	Answer:		
	c. either a or b		
20	What is coarse-grained multithreading more useful for?	CO4	BT1
20		204	<i>D</i> 11
	a. reducing the throughput losses		

		1	
	b. reducing the penalty of high-cost stall		
	c. reducing the penalty of low-cost stall		
	d. all of the above		
	Answer:		
	b. reducing the penalty of high-cost stall		
21	Simultaneous multithreading (SMT) is a variation on hardware	CO4	BT1
	multithreading that uses resources of multiple issue and dynamically		
	scheduled pipelined processor to exploit		
	a. thread-level parallelism		
	b. instruction- level parallelism		
	c. either a or b		
	d. both a and b		
	Answer:		
	d. both a and b	G 0 1	75770
22	Simultaneous multithreading helps to determine	CO4	BT3
	a. lower the cost of multithreading		
	b. decreases processor utilization		
	c. manage the cache misses		
	d. none of the above		
	Answer:		
	a. lower the cost of multithreading		
23	In the superscalar without hardware multithreading support, the use	CO4	BT2
	of issue slots is limited by a lack of		
	a. thread-level parallelism		
	b. instruction- level parallelism		
	c. either a or b		
	d. both a and b		
	Answer:		
	b. instruction- level parallelism		
24	-	CO4	BT4
24	What type of major stall can leave the entire processor idle, in the	CO4	БІТ
	superscalar working without the hardware multithreading support?		
	a. instruction cache miss		
	b. instruction cache hit		
	c. both a and b		
	d. either a or b		
	Answer:		
	a. instruction cache miss	6 0.	P
25	What is the collection of independent uniprocessors interconnected	CO4	BT1
	together identified as?		
	a. instruction stream		
	b. control unit		
	c. cluster		
	d. NUMA		
	Answer:		
	c. cluster		
26	Identify which system is responsible for execution of active processes	CO4	BT1
	processes		

_			1
	and allocating resources in both SMP and uniprocessor cases?		
	a. information system		
	b. database system		
	c. knowledge-based system		
	d. operating system		
	Answer:		
	d. operating system		
27	Validate how all the processors share accesses to I/O devices in SMP.	CO4	BT5
21		001	D 13
	a. through same channel		
	b. through different channel		
	c. either a or b		
	d. both a and b		
	Answer:		
	c. either a and b		
28	Choose which of the following can be considered as an advantage of	CO4	BT3
	SMP over uniprocessor?		
	a. availability		
	b. reliability		
	c. maintainability		
	d. serviceability		
	Answer:		
20	a. availability	CO1	DT1
29	Find out the main drawback for bus organization?	CO4	BT1
	a. simplicity		
	b. reliability		
	c. performance		
	d. flexibility		
	Answer:		
	c. performance		
30	Choose which of the following is disadvantage of multiprocessor	CO4	BT3
	systems?		
	a. multiprocessor system is quite expensive		
	b. all the processors in the multiprocessor system share the memory.		
	c. an integrated operating system is required in multiprocessor		
	systems.		
	d. all of the above		
	Answer:		
21	d. all of the above	CO4	DT2
31	Determine which is used to improve performance and reduce the	CO4	BT3
	number of bus accesses when equipped with each processor.		
	a. DMA controller		
	b. cache memory		
	c. clocks		
	d. none of the above		
	Answer:		
	b. cache memory		
32	Relate to a problem that will occur when a word is altered in one cache	CO4	BT2
	The state of the s		

	and it could conceivably invalidate a word in another cache.		
	a. cache miss		
	b. cache hit		
	c. cache coherence		
	d. stall		
	Answer:		
	c. cache coherence	604	D/T/1
33	What is defined as the process of coordinating the behavior of two or	CO4	BT1
	more processes which may be running on different processors.		
	a. synchronization		
	b. memory management		
	c. fault tolerance		
	d. simultaneous concurrent processing		
	Answer:		
	a. synchronization	CO1	DT2
34	Choose which of the following offers the programmer a single	CO4	BT3
	physical address space across all processes.		
	a. distributed memory multiprocessor		
	b. shared memory multiprocessor		
	c. homogeneous multiprocessor system		
	d. heterogeneous multiprocessor system		
	Answer:		
25	b. shared memory multiprocessor	CO4	BT1
35	A multiprocessor in which the latency to a word in memory does not	C <i>04</i>	БП
	depend on which processor requests the access is termed as		
	a. distributed memory access		
	b. non uniform memory access		
	c. uniform memory access		
	d. none of the above		
	Answer:		
	c. uniform memory access		
36	Which of the following challenges does NUMA machines support	CO4	BT2
	when compared to UMA?		
	a. ability for scaling to larger sizes.		
	b. lower latency to nearby memory.		
	c. either a or b		
	d. both a and b		
	Answer:		
	d. both a and b		
37	A is a synchronization device that allows access to data to	CO4	BT1
	only one processor at a time.		
	a. lock		
	b. power cable		
	c. coprocessor		
	d. none of the above		
	Answer:		
	a. lock		

38	defines what values can be returned by a read.	CO4	BT1
	a. consistency		
	b. coherence		
	c. reliability		
	d. latency		
	Answer:		
20	b. coherence	CO4	DT2
39	determines when a written value will be returned by a	C <i>04</i>	BT3
	read.		
	a. reliability		
	b. coherence		
	c. consistency		
	d. latency		
	Answer:		
	c. consistency		
40	The approach to ensure that all writes to the same location are seen in	CO4	BT1
70	* *	201	D.11
	the same order is termed as		
	a. synchronization		
	b. cache coherence		
	c. latency		
	d. write serialization		
	Answer:		
	d. write serialization		
41	Select which schemes are provided by the cache coherent	CO4	BT1
	multiprocessor on shared data items?		
	a. migration		
	b. replication		
	c. both a and b		
	d. either a or b		
	Answer:		
	c. both a and b		
42	When a data item can be moved to a local cache and used there in a	CO4	BT1
	transparent fashion it is termed as		
	a. migration		
	b. replication		
	c. synchronization		
	d. serialization		
	Answer:		
42	a. migration	COA	DT4
43	In a cache coherent multiprocessor, migration helps to reduce	CO4	BT4
	a. latency		
	b. bandwidth		
	c. both a and b		
	d. either a or b		
	Answer:		
	c. both a and b		
	o, oodi a ulia o		

	,		
44	When a private data is cached, its location is migrated to the cache and it helps in	CO4	BT4
	a. increasing the average access time as well as the memory bandwidth		
	required		
	b. reducing the average access time as well as the memory bandwidth		
	not required c. reducing the average access time as well as the memory bandwidth		
	required		
	d. increasing the average access time as well as the memory		
	bandwidth not required		
	Answer: c. reducing the average access time as well as the memory bandwidth		
	required		
45	SISD means	CO4	BT1
	a. Single Information Single Design		
	b. Single Instruction Single Data		
	c. Single Instruction Single Design		
	d. Single Information Single Document Answer:		
	b. Single Instruction Single Data		
46	One of the protocols under the snooping method which is used to	CO4	BT1
	enforce coherence by ensuring that a processor has exclusive access		
	to a data item before it writes the item is referred as		
	a. write update protocol		
	b. directory protocol		
	c. write invalidate protocol d. write broadcast protocol		
	Answer:		
	c. write invalidate protocol		
47	Select which protocol under the snoopy approach enables multiple	CO4	BT3
	writers as well as multiple readers?		
	a. write update protocol		
	b. directory protocol		
	c. write invalidate protocol d. none of the above		
	Answer:		
	a. write update protocol		
48	Determine what lead to the development of MESI protocol?	CO4	BT3
	a. cache size		
	b. cache coherency		
	c. bus snooping d. number of caches		
	d. number of caches Answer:		
	b. cache coherency		
49	What does MESI stand for?	CO4	BT1
	a. modified exclusive state invalid		
	b. modified exclusive shared invalid		

	c. modified exclusive system input		
	d. modified embedded shared invalid		
	Answer:		
	b. modified exclusive shared invalid		
50	Alternative way of a snooping-based coherence protocol, is defined	CO4	BT1
	as		
	a. write invalidate protocol		
	b. directory protocol		
	c. write update protocol		
	d. write broadcast protocol		
	Answer:		
	b. directory protocol		
	PART B (4 Marks)		
1	Define instruction level parallelism.		
	Instruction-level parallelism (ILP) is a measure of how many of the		
	operations in a computer program can be performed	CO4	D.T.1
		001	BT1
	simultaneously. The potential overlap among instructions is called		
	instruction level parallelism.		
2	List the limitations in instruction level parallelism:		
	1.True data dependency;		
	2. Procedural dependency;	CO 4	BT2
	3. Resource conflicts;	CO4	DIZ
	4. Output dependency;		
	5. Antidependency.		
3	Outline the categories of computer systems under Flynn.		
	Single instruction, single data (SISD) stream	CO4	BT1
	Single instruction, multiple data (SIMD) stream:	CO4	
	Multiple instruction, single data (MISD) stream:		
	Multiple instruction, multiple data (MIMD) stream		
4	Quote the functions of SMID.		
	A single machine instruction controls the simultaneous execution of	GO 1	BT1
	a number of processing elements on a lockstep basis. Each	CO4	BII
	processing element has an associated data memory, so that		
	instructions are executed on different sets of data by different		
	processors.		
5	Highlight aboout a Multicore processor.		
	A multicore processor, also known as a chip multiprocessor,		BT1
	combines two or more processor units (called cores) on a single	CO4	DII
	piece of silicon (called a die).		
6	What is Cache Coherence?		
	When multiple caches exist, there is a need for a cache-Coherence		
	scheme to		BT1
		CO4	
	avoid access to invalid data. Cache coherency may be addressed		
	with software-based techniques. In the case where the cache		
	contains stale data, the cached copy may be invalidated and reread		
	from memory when needed again.		

7	Define Coarse-grained multithreading. A version of hardware multithreading that implies switching between threads only after significant events, such as a last-level cache miss.	CO4	BT1
8	Paraphrase on MESI? To provide cache consistency on an SMP, the data cache often supports a protocol known as MESI(modified/exclusive/shared/invalid)	CO4	BT2
9	What is Fine Grained Multithreading? switches between threads on each instruction, resulting in interleaved execution of multiple threads.	CO4	BT1
10	Express what is Data-level parallelism? Data-level parallelism specifically subword parallelism, offers a simple path to higher performance for programs that are intensive in arithmetic operations for either integer or floating-point data. PART C (12 Marks)	CO4	BT2
1	Illustrate with neat sketches about Instruction level and Data level parallelism.	CO4	BT4
2	Discuss in detail about Flynn's Classification.	CO4	BT4
3	Elaborate about Hardware Multithreading	CO4	BT4
4	Articulate the key features of the MESI protocol.	CO4	BT3
5	Compare and contrast Uniprocessor and Multiprocessor system and explain them in detail	CO4	BT2
6.	Highlight about the Hardware performance issues that led to the development of multicore computers	CO4	BT4
7.	Compare and contrast about SISD,SIMD,MIMD,MISD	CO4	BT2
8.	Summarize in detail about Cache Coherence.	CO4	BT4
9.	Compare Coarse grained and Fine grained Multithreading and explain them in detail.	CO4	BT2
10.	Discuss about MESI protocol for Multiprocessor Systems	CO4	BT4

Note:

- 1. BT Level Blooms Taxonomy Level
- 2. CO Course Outcomes

 $BT1-Remember\ BT2-Understand \qquad BT3-Apply \qquad BT4-Analyze \qquad BT5-Evaluate \qquad BT6-Create$