

### Unit III

#### PART-A

Q.No	Question		
1.	The general purpose registers are combined into a block called as _____. <b>a) Register bank</b> b) Register Case c) Register file d) None of the above		
2.	In _____ technology, the implementation of the register file is by using an array of memory locations. <b>a) VLSI</b> b) ANSI c) ISA d) ASCI		
3.	In a three BUS architecture, how many input and output ports are there ? a) 2 output and 2 input <b>b) 1 output and 2 input</b> c) 2 output and 1 input d) 1 output and 1 input		
4.	The main advantage of multiple bus organization over single bus is, a) Reduction in the number of cycles for execution b) Increase in size of the registers <b>c) Better Connectivity</b> d) None of these		
5.	CISC stands for, a) Complete Instruction Sequential Compilation b) Computer Integrated Sequential Compiler <b>c) Complex Instruction Set Computer</b> d) Complex Instruction Sequential Compilation		
6.	. If the instruction Add R1,R2,R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation) a) 3 <b>b) ~2</b> c) ~1 d) 6		
7.	In multiple BUS organisation _____ is used to select any of the BUSES for input into ALU. <b>a) MUX</b> b) DE-MUX c) En-CDS d) None of the above		

8.	<p>_____ are the different type/s of generating control signals.</p> <p>a) Micro-programmed b) Hardwired c) Micro-instruction <b>d) Both a and b</b></p>		
9.	<p>The type of control signal are generated based on,</p> <p>a) contents of the step counter b) Contents of IR c) Contents of condition flags d) All of the above</p>		
10.	<p>What does the hardwired control generator consist of ?</p> <p>a) Decoder/encoder b) Condition codes c) Control step counter d) All of the above</p>		
11.	<p>What does the end instruction do ?</p> <p><b>a) It ends the generation of a signal</b> b) It ends the complete generation process c) It starts a new instruction fetch cycle and resets the counter d) It is used to shift the control to the processor</p>		
12.	<p>What does the RUN signal do ?</p> <p>a) It causes the termination of a signal b) It causes a particular signal to perform its operation <b>c) It causes a particular signal to end</b> d) It increments the step counter by one</p>		
13.	<p>The benefit of using hardwired approach is</p> <p>a) It is cost effective b) It is highly efficient <b>c) It is very reliable</b> d) It increases the speed of operation</p>		
14.	<p>The disadvantage/s of the hardwired approach is</p> <p>a) It is less flexible b) It cannot be used for complex instructions <b>c) It is costly</b> d) Both a and b</p>		
15.	<p>In micro-programmed approach, the signals are generated by _____.</p> <p><b>a) Machine instructions</b> b) System programs c) Utility tools d) None of the above</p>		

16.	A word whose individual bits represent a control signal is _____. a) Command word <b>b) Control word</b> c) Co-ordination word d) Generation word		
17.	A sequence of control words corresponding to a control sequence is called _____. <b>a) Micro routine</b> b) Micro function c) Micro procedure d) None of the above		
18.	. Individual control words of the micro routine are called as _____. a) Micro task b) Micro operation <b>c) Micro instruction</b> d) Micro command		
19.	The special memory used to store the micro routines of a computer is _____. a) Control table <b>b) Control store</b> c) Control mart d) Control shop		
20.	To read the control words sequentially _____ is used. a) PC <b>b) IR</b> c) UPC d) None of the above		

### PART-B

Q.No	Question	Text book	Blooms Taxonomy Level
21.	_____ have been developed specifically for pipelined systems. a) Utility software <b>b) Speed up utilities</b> c) Optimizing compilers d) None of the mentioned		
22.	The pipelining process is also called as _____. a) Superscalar operation b) Assembly line operation <b>c) Von neumann cycle</b> d) None of the mentioned		

23.	The fetch and execution cycles are interleaved with the help of _____. a) Modification in processor architecture <b>b) Clock</b> c) Special unit d) Control unit		
24.	Each stage in pipelining should be completed within ____ cycle. a) 1 b) 2 c) 3 <b>d) 4</b>		
25.	If a unit completes its task before the allotted time period, then a) It'll perform some other task in the remaining time b) Its time gets reallocated to different task <b>c) It'll remain idle for the remaining time</b> d) None of the mentioned		
26.	To increase the speed of memory access in pipelining, we make use of _____. a) Special memory locations <b>b) Special purpose registers</b> c) Cache d) Buffers		
27.	The periods of time when the unit is idle is called as _____. a) Stalls b) Bubbles c) Hazards <b>d) Both a and b</b>		
28.	The contention for the usage of a hardware device is called as _____. <b>a) Structural hazard</b> b) Stalk c) Deadlock d) None of the mentioned		
29.	Any condition that causes a processor to stall is called as _____. <b>a) Hazard</b> b) Page fault c) System error d) None of the above		
30.	The periods of time when the unit is idle is called as _____. <b>a) Stalls</b> b) Bubbles c) Hazards <b>d) Both a and b</b>		

### PART-C

Q.No	Question	Text book	Bloom's Taxonomy Level
31.	<p><b>Various Hazards</b></p> <p>i) The contention for the usage of a hardware device is called as _____.  <b>a) Structural hazard</b>  b) Stalk  c) Deadlock  d) None of the above</p> <p>ii) The situation where in the data of operands are not available is called _____.  <b>a) Data hazard</b>  b) Stock  c) Deadlock  d) Structural hazard</p> <p>iii) The stalling of the processor due to the unavailability of the instructions is called as _____.  <b>a) Control hazard</b>  b) Structural hazard  c) Input hazard  d) None of the above</p> <p>iv) The time lost due to branch instruction is often referred to as _____.  a) Latency  b) Delay  <b>c) Branch penalty</b>  d) None of the above</p>		
32.	<p>Algorithm used in Concurrency:</p> <p>i) The algorithm followed in most of the systems to perform out of order execution is _____.  <b>a) Tomasulo algorithm</b>  b) Score carding  c) Reader-writer algorithm  d) None of the above</p> <p>ii). The problem where process concurrency becomes an issue is called as _____.  a) Philosophers problem  b) Bakery problem  <b>c) Bankers problem</b>  d) Reader-writer problem</p>		

33.	<p>Bus Structure:</p> <p>i) Suppose that a bus has 16 data lines and requires 4 cycles of 250 nsecs each to transfer data. The bandwidth of this bus would be 2 Megabytes/sec. If the cycle time of the bus was reduced to 125 nsecs and the number of cycles required for transfer stayed the same what would the bandwidth of the bus? (A) 1 Megabyte/sec (B) 4 Megabytes/sec (C) 8 Megabytes/sec <b>(D) 2 Megabytes/sec</b></p> <p>ii) The communication between the components in a microcomputer takes place via the address and (A) I/O bus <b>(B) Data bus</b> (C) Address bus (D) Control lines</p>		
34.	<p><b>Micro Programmed Control</b></p> <p>i) A microprogram sequencer <b>(A) generates the address of next micro instruction to be executed.</b> (B) generates the control signals to execute a microinstruction. (C) sequentially averages all microinstructions in the control memory. (D) enables the efficient handling of a micro program subroutine.</p> <p>ii) The operation executed on data stored in registers is called (A) Macro-operation <b>(B) Micro-operation</b> (C) Bit-operation (D) Byte-operation</p>		
35.	<p>Hard Wired Control</p> <p>i) Hardwired control unit uses ____to interpret an instruction <b>a) Special Program</b> b) Special micro c) fixed logic d) instruction register</p> <p>ii) While designing hardwired control unit factor to be considered a) amount of hardware used b) Speed of operation c) cost of design <b>d) all of the above</b></p>		