Addition and Subtraction of Signed Numbers - Problem Solving -Design of fast adders - Ripple carry adder and Carry look ahead adder - Multiplication of positive numbers - Problem Solving -Signed Operand Multiplication-Problem Solving-Fast multiplication Bit pair recoding of Multipliers - Problem Solving - Carry Save Addition of Summards - Integer division - Restoring Division -Non-Restoring Division - Floating point numbers and operations.

NUMBER KEPRESENTATION:

NUMBER SYSTEM - THE BASICS.

* Almost all modern computers are digital computers, which means that they can recognize only a distinct electronic states. These states are identified as 0 and 1,(or) false and true (or) off and on . Sequences of o's and 1's are binary numbers .

Decimal Number System:

*Throughout the world, the main system of mathematical notation is decimal number system, also called base-10.

* The term base refers to the number of distinct symbols that can be found. In decimal system, there are ten symbols, called digits which are universally 0,1,2,3,4,5,6,7,8 and 9. * Every digit position has a weight which is a power of 10.

Example:
1)
$$234 = 2 \times 10^{2} + 3 \times 10^{1} + 4 \times 10^{\circ} = 2 \times 100 + 3 \times 10 + 4 \times 1$$

 $= 200 + 30 + 4 = 234$

1)
$$234 = 2 \times 10^{2} + 5 \times 10^{1} + 0 \times 10^{0} + 6 \times 10^{-1} + 7 \times 10^{-2}$$

2) $250.67 = 2 \times 10^{2} + 5 \times 10^{1} + 0 \times 10^{0} + 6 \times 10^{-1} + 7 \times 10^{-2}$

Binary Number System:

* It has only 2 digits - 0 and 1. It is of base 2.

* Every digit position has a weight which is power of 2

Example:

 $y = 110 = 1x2^{2} + 1x2^{1} + 0x2^{0}$

2) $101.01 = 1x2^{2} + 0x2^{1} + 1x2^{0} + 0x2^{-1} + 1x2^{-2}$

Positional Number Systems:

11) Decimal Numbers ,

* 10 Symbols {0,1,2,3,4,5,6,7,8,93, Base or radix is 10.

 $*136.25 = 1 \times 10^{2} + 3 \times 10^{1} + 6 \times 10^{0} + 2 \times 10^{-1} + 5 \times 10^{-2}$

(ii) Binary Numbers:

* 2 Symbols {0,1}. Base or radius is 2.

 $* |0|.01 = |x2^{2} + 0x2^{1} + |x2^{0} + 0x2^{-1} + |x2^{-2}|$

(iii) Octal Numbers:

* 8 symbols {0,1,2,3,4,5,6,7]. Base or radius is 8.

 $*621.03 = 6 \times 8^2 + 2 \times 8^1 + 1 \times 8^6 + 0 \times 8^{-1} + 3 \times 8^{-1}$

(iv) Hezadecimal Numbers:

*16 Symbols {0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F}. Base is 16.

* 6 AF.3c = 6 x 162 + 10 x 161 + 15 x 160 + 3x 16-1 + 12 x 16-2.

Number Conversions:

L> Binary to Decimal Conversion

La Decimal to Binary Conversion.

Binary to Decimal Conversion:

* A binary number:

B = bn-1 bn-2... b1 b0 . b-1 b-2... b-m

2

*The corresponding value in decimal:

$$D = \underset{i=-m}{\overset{n-1}{\leq}} b_i a^i$$

Examples:

Eg1:
$$101011$$

 $\Rightarrow 1\times 2^{5} + 0\times 2^{4} + 1\times 2^{3} + 0\times 2^{2} + 1\times 2^{1} + 1\times 2^{0}$
 $\Rightarrow 32 + 0 + 8 + 0 + 2 + 1$
 $\Rightarrow 43$.

$$(101011)_2 = (43)_{10}$$

$$\frac{\xi_{9} 2!}{\Rightarrow 0 + 1 \times \frac{1}{2^{2}} + 0 \times 2^{-3} + 1 \times 2^{-4}}$$

$$\Rightarrow 0 + 1 \times \frac{1}{2^{2}} + 0 + 1 \times \frac{1}{2^{4}}$$

$$\Rightarrow 0 + \frac{1}{4} + 0 + \frac{1}{16} \Rightarrow \frac{4+1}{16} \Rightarrow \frac{5}{16} \Rightarrow 0.3125$$

$$(.0101)_2 = (0.3125)_{10}$$

$$\frac{^{2}9}{3}: 101.11 \rightarrow 1\times2^{2} + 0\times2^{1} + 1\times2^{0} + 1\times2^{-1} + 1\times2^{-2}$$

$$\rightarrow 4 + 0 + 1 + \frac{1}{2} + \frac{1}{4}$$

$$\rightarrow 5 + \frac{1}{2} + \frac{1}{4}$$

$$\rightarrow 5.75$$

Integer Part:

* Repeatedly divide the given number by 2 and go on accumulating the originalers, until the number becomes zero.

* Arrange the remainders in reverse order.

Eg1: 89	Eq 2: 239
2189	2/119-1
244-1	2 58 - 1
2 22 - 0 $2 11 - 0$	2 29 - 1 2 14 - 1
25-1	27-0
	2(3 - 1
1 - 0	(239)10 = (11101111)2
$(89)_{10} = (1011001)_2$	
Fraction Part:	01 N.S. #47 - 12 (1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1.
* Repeatedly multiply the	given fraition by a.
-Accumulate the intege	is 1. chap it off.
- If the integer part ! * Arrange the integer parts	in the order obtained.
	tg 2: 0.0625
.634 x 2 = 1.268	. 0625 x 2 = 0.125
.268 x 2 = 0.536	. 125 x 2 = 0.25
·536 × 2 = 1.072	$0.5 \times 2 = 0.5$
$072 \times 2 = 0.144$	
.144x2 = 0.288	$(.0625)_{10} = (.0001)_2$
:	janeje jimlu)
(0.634)10 = (.10100 ····)2	And a report of the contract of the
Example: (37.0625)10	Recincal to Binory: - Integer Part
$(37)_{10} = (100101)_2$	Integer Part:
(.0625)10=(.0001)2	
(37.0625)10 = (100101.0	0001)2

NUMBER REPRESENTATION - SIGNED NUMBER:

* There is a need to represent both positive and negative numbers.

Three systems are used for such representation.

- -> Sign and magnitude
- >1's complement
- →2's complement

*In all 3 systems, leftmost bit is 0 for positive numbers and 1 for negative numbers.

+ In all 3 systems, positive values have identical representation, but negative values have different representation.

Binary	Sign and	I's complement	2's complement
63 b2 b, b0	Sign and magnitude		+7
0111	47	+7	+6
0110	+6	+6	+5
0101	+5	+5	+ 4
0100	+4	+4	+ 3
0011	+ 3	+2	+2
0010	+2		+1
0001	+1	+1	+0
0000	+0	-7	-8
1000	- 0	-6	- 7
1001	-		-6
1010	2 main	17 . 801-51111 Julius	5 3/11 (0.152m)
1011	-3	- 1 - 4 wage 1	-4 h
1100	-4 gai	tama rond r in	
1101	-5	-2	-3
1110	-6	-1	- 2
1111	-7 . ⁷ 6	11151179 (201)	0-1-3 3

* Sign and magnitude System:

In this, negative values are represented by changing the most significant bit from 0 to 1 of the corresponding positive value.

eg. +5 is represented by 0101 and =5 by 1101.

* 1's complement:

*In this, negative values are obtained by complementing (0 to 100r) 100) each bit of the corresponding positive number.

eg. +3 is 0011, The complement of 0011 is 1100 that represents

* 2's complement:

* In this, 2's complement of a number is obtained by adding I do the 1st 1's complement of that number.

Addition of Positive Numbers:

* Consider adding two I-bit numbers.

* Sum of 1 and 1 requires 2-bit vector 10 to represent value 2.

* Bit pairs are added starting from the low-Order (right) end of bit vectors, propagating carries loward high-order (left) end.

Problem:

Consider the decimal value 108. Represent the value in unsigned and signed binary representation.

Unsigned: Decimal to Binary Conversion.

$$2(108)$$

$$2(54-0)$$

$$2(27-0)$$

$$2(13-1)$$

$$2(6-1)$$

$$2(3-0)$$

$$1-1$$

Binary

Signed Representation: +108 and -108.

+108 = 01101100 sign bit

Negative Value: (-108)

Sign and magnitude => 11101100

1's complement form => 1's complement of +ve number (01101100)

Ly 10010011

2's complement form =) I's complement + 1

=> 10010011 +1

-)10010100

ADDITION AND SUBTRACTION OF SIGNED NUMBERS.

* There are three systems to represent signed numbers -Sign and magnitude, 1's complement and 2's complement.

* The 2's complement method is the most efficient system for performing arithmetic addition and Subtraction.

Rules governing addition and subtraction of n-bit signed numbers using 2'complement representation system.

- 1. To add two numbers, add their n-bit representations, ignoring the carry out signal from the most significant bit position. The sum will be algebraically correct value as long as the answer is in the stange -2^{n-1} through $+2^{n-1} + -1$.
- 2. To subtract 2 numbers x and Y, form 2's complement of Y and then add it do X. Again, the result will be correct value as long as the answer is in range -2^1-1 through +2^1-1.
- * Some examples for addition and Subtraction. Examples take 4-bit, the answers fall into the representable range of -8 through +7. When answers do not fall within the representable range, then withmetic overflow has occurred.

LOGIC GATES.

* Rigital systems are constructed by logic gates. These gates are the AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates.

AND gate . > Dutput is high (1) only if all its input are high.

A B AND.

1	A	В	A.B		
	0	0	0		
	0	1	0		
	- 1	0	0		
	1	1	1		

OR gate: - output is high (1) only if all its inputs are A high.


A		B	A+B
10		0	0
10)	1	1
		0	! ! !
	1	1-	

NOT gate: -> output is the inversion of its input.

$$A \longrightarrow A \overline{A}$$


A	Ā
0	1
1	0


NAND gate: -> This is a NOT-AND gate. AND gate followed by NOT gate -) output is high (1) if any of the inputs are low.



A	B	AB
0	0	1
O	, ,	1
1	0	1
1	1	0

NOR gate: - This is a NOT-OR gate. OR gate followed by NOT gate.





A	В	A+B
0	0	,
0	1	0
1	0	0
1	1	0

EXOR gate . > The Exclusive - OR gate is a circuit which will give a high autput if either (not both) of its inputs are high.

1	A	В	ABB
	0	0	, 0
	0	1	1
	1	0	1
	1	1	0

EXNOR gate . The Exclusive - NOR gate does opposite of EXOR gate. It will give a low output if either (but not both) of its

input are high.

$A \longrightarrow A \longrightarrow A \oplus B$
FXNOR

A	\mathcal{B}	ABB
0	0	L.
0	Ujs	0
1	0	0
t	1	1


HI R. T. T. Start

KARNAUGH MAP:


* K-Map is used for Minimization of Boolean expression.

* For a three-variable function, the map is nectangle composed of eight squares arranged in two rows of 4 squares each.

* When two adjacent squares contain is, they indicate possibility of an algebraic simplification.




$$f_1 = \overline{x_1}\overline{x_2} + \alpha_2\alpha_3$$



$$f_2 = \overline{\chi}_2 + \overline{\chi}_1 \overline{\chi}_3$$

* K-map can also be constructed for more than 3 variables.



$$\int = \overline{x_1} \, \overline{x_2} \, \overline{x_3} \, \overline{x_4} + \chi_1 \chi_2 + \overline{x_3} \, \overline{x_4} + \chi_1 \overline{x_2} \, \overline{x_3} \, \overline{x_4} + \chi_1 \chi_2 \, \overline{x_3} \, \overline{x_4} + \chi_1 \chi_2 \, \overline{x_3} \, \overline{x_4} + \chi_1 \chi_2 \, \overline{x_3} \, \overline{x_4} + \chi_1 \overline{x_2} \, \overline{x_3} \, \overline{x_4} +$$

DESIGN OF FAST ADDERS:

$$\frac{X}{2} = \frac{7}{13} = \frac{0111}{1100} \Rightarrow \frac{3i}{1101} = \frac{2i}{1101}$$

$$\frac{2i}{2} = \frac{46}{13} = \frac{6011100}{1100} \Rightarrow \frac{3i}{2} = \frac{2i}{2}$$

$$\frac{2i}{13} = \frac{3i}{1101} = \frac{3i}{2}$$

$$\frac{2i}{2} = \frac{3i}{13} = \frac{3i}{1100} = \frac{3i}{2}$$

$$\frac{2i}{2} = \frac{3i}{13} = \frac{3i}{1100} = \frac{3i}{2} = \frac{3i}{2}$$

$$\frac{2i}{2} = \frac{3i}{13} = \frac{3i}{1100} = \frac{3i}{2} = \frac{3i}{2$$

TRUTH TABLE:

α_i	y _i	carry-in, Ci	Sum, Si	carryout, Ci+1
0	0	0	0	0
0	D	1	1	Đ
D	4	0	1	0
D	i)	0	
1	0	0		0
1	0	I	0	1
1	1	0	0	
1	1	1	1	


* The figure shows the logic truth table for the sum and carry-out functions for adding equally weighted bits on and yi in two numbers X and Y.

* Each stage of addition process must accompodate a carry-in bit represented as Ci in ith stage, which is the carry out from (i-1) st stage.


Logic Expressions:

* The logic expression for Si can be implemented with a 3-input X-DR gate. The covery-out function Ci+1, can be implemented with a two level AND. DR logic circuit.

* A convenient symbol for the complete circuit for a single stage of addition is called a Full Adder (FA).




* A cascaded connection of n full adder blocks, can be used to add Iwo n-bit numbers. Since the caviles must propagate or ripple through this cascade, the configuration is Called an n-bit simple carry adder.



N-bit ripple carry adder


* The carry signals are also useful for interconnecting & adder to form an adder capable of handling input numbers that are kn bits long.



Cascade of k n-bit addess

* Overflow can only occur when the signs of the 2 operands are the same. In this case, overflow occurs if the sign of the result is different.

* A circuit for detecting overflow can be obtained by implementing the expression $Cn \oplus C_{n-1}$ with an XOR gate.



Binary addition / Subtraction logic network

* The logic circuit can be used to perform either addition or subtraction based on the value applied to Add/Sub control line.

* This line is set to 0 for addition, applying y vector unchanged to one of the adder inputs along with a carry-in signal, Co, of 0.

* When the Add/Sub control line is set to 1, then Yvector is 1'S complemented by XOR gates and Co is set to 1 to complete the 2'S complementation of Y.

CARRY LOOK AHEAD ADDER:

Motivation behind carry look ahead adder

* In nipple carry adders, for each adder block, the two bits that are to be added are available instantly. However, each adder block waits for the carry to arrive from its previous block.

*So, it is not possible to generate the sum and caving of any block until the input carry is known.

* The ith block waits for the (i-1) block to produce its carry. So, there will be considerable time delay which is carry propagation delay.

+ Hence, to reduce the cavy propogation delay, carry look

ahead adder is designed.

*The basic idea behind carry look ahead adder is to calculate carry at each stage with the available inputs x_i , y_i and Co.


* The logic expressions for SilSum) and City (carry out) of stage is $Si = \chi_i \oplus y_i \oplus Ci$ and $City = \chi_i y_i + \chi_i c_i + y_i c_i$

From truth table, carry generate function carry propagate function

$$x_{i}$$
 y_{i} c_{i} c_{i+1} $*$ c_{i+1} = 1 if both x_{i} and y_{i} is 1, 0 0 0 0 irrespective of c_{i} 0 0 1 0 $*$ c_{i+1} = 1, if either x_{i} or y_{i} is 1 and 0 1 0 0 c_{i+1} = 1, if either x_{i} or y_{i} is 1 and 0 1 1 c_{i+1} = 1, if either x_{i} or y_{i} is 1 and 0 1 1 c_{i+1} c_{i+

* All Gi and Pi functions can be formed independently and in parallel in one logic gate delay after X and Y vectors are applied to the inputs of an n-bit adder.

* Each lit stage contains an AND gate to calculate Gi and XOR gate to calculate Pi. F) cascade of two 2-input XDR gates are used instead of 3 input XDR.



The expression to find Ci+1,

Sub, i=0.

Sub i=2

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + G_0 P_1 + P_1 P_0 C_0$$
.

Sub i=2

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + G_0 P_1 + P_1 P_0 C_0)$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0.$$


Sub 1=3,

$$C_4 = h_3 + P_3 C_3 = h_3 + P_3 (h_2 + P_2 h_1 + P_2 P_1 h_0 + P_2 P_1 P_0 C_0)$$

$$= h_3 + P_3 h_2 + P_3 P_2 h_1 + P_3 P_2 P_1 h_0 + P_3 P_2 P_1 P_0 C_0.$$

* Continuing this expansion, the final expression for any carry variable is,

Ci+1 = Gi + Pi Gi-1 + Pi Pi-1 Gi-2 + + Pi-1 Piho + Pi Pi-1 Po Co * Thus, all carries can be obtained three gate delays after the input signals x, y and co are applied because only one gate delay is needed to develop all Pi and Gi Signals, followed by 2 gate delays in AND-DR Circuit for Ci+1. After a further XOR gate delay, all sum bits are available. * Therefore, independent & n, n-bit addition requires only 4 gate delays.



*The carries are implemented in the block labeled carry look ahead logic. An adder implemented in this form is called carry look ahead adder.

* Delay through the adder is 3 gate delays for all corry bits and 4 gate delays for all sum bits.