











SLVSAW3D-JULY 2011-REVISED JANUARY 2016

**DRV8805** 

# **DRV8805 Unipolar Stepper Motor Driver IC**

#### **Features**

- 4-Channel Protected Low-Side Driver
  - Four NMOS FETs With Overcurrent Protection
  - Integrated Inductive Clamp Diodes
- Indexer/Translator for Unipolar Stepper Motors
  - Simple Step/Direction Interface
  - Three Step Modes (2-Phase Full-Step, 1-2-Phase Half-Step, 1-Phase Wave Drive)
- DW Package: 1.5-A (Single Channel On) / 800-mA (Four Channels On) Maximum Drive Current per Channel (at 25°C)
- PWP Package: 2-A (Single Channel On) / 1-A (Four Channels On) Maximum Drive Current per Channel (at 25°C, With Proper PCB Heatsinking)
- 8.2-V to 60-V Operating Supply Voltage Range
- Thermally Enhanced Surface Mount Package

# **Applications**

- **Gaming Machines**
- General Unipolar Stepper Motor Drivers

# 3 Description

The DRV8805 provides an integrated solution for driving unipolar stepper motors. It includes four lowside drivers with overcurrent protection and provides built-in diodes to clamp turnoff transients generated by the motor windings.

Indexer logic to control a unipolar stepper motor using a simple step/direction interface is also integrated. Three stepping modes are supported: 2 phase (full-step), 1-2 phase (half-step), and 1-phase (wave drive).

In the SOIC (DW) package, the DRV8805 can supply up to 1.5-A (one channel on) or 800-mA (all channels on) continuous output current per channel, at 25°C. In the HTSSOP (PWP) package, it can supply up to 2-A (one channel on) or 1-A (four channels on) continuous output current per channel, at 25°C with proper PCB heatsinking.

Internal shutdown functions are provided for overcurrent protection, short-circuit protection, under voltage lockout, and overtemperature, and faults are indicated by a fault output pin.


The DRV8805 is available in a 20-pin thermallyenhanced SOIC package and a 16-pin HTSSOP package (Eco-friendly: RoHS & no Sb/Br).

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE     | BODY SIZE (NOM)    |  |  |
|-------------|-------------|--------------------|--|--|
| DRV8805     | SOIC (20)   | 12.80 mm × 7.50 mm |  |  |
| DRV0005     | HTSSOP (16) | 5.00 mm × 4.40 mm  |  |  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





# **Table of Contents**

| 1 | Features 1                           |    | 7.4 Device Functional Modes          | 10 |
|---|--------------------------------------|----|--------------------------------------|----|
| 2 | Applications 1                       | 8  | Application and Implementation       | 12 |
| 3 | Description 1                        |    | 8.1 Application Information          | 12 |
| 4 | Revision History2                    |    | 8.2 Typical Application              | 12 |
| 5 | Pin Configuration and Functions      | 9  | Power Supply Recommendations         | 14 |
| 6 | Specifications4                      |    | 9.1 Bulk Capacitance                 | 14 |
| • | 6.1 Absolute Maximum Ratings         | 10 | Layout                               | 15 |
|   | 6.2 ESD Ratings                      |    | 10.1 Layout Guidelines               |    |
|   | 6.3 Recommended Operating Conditions |    | 10.2 Layout Example                  | 15 |
|   | 6.4 Thermal Information              |    | 10.3 Thermal Considerations          | 15 |
|   | 6.5 Electrical Characteristics       | 11 | Device and Documentation Support     | 17 |
|   | 6.6 Timing Requirements              |    | 11.1 Documentation Support           | 17 |
|   | 6.7 Typical Characteristics          |    | 11.2 Trademarks                      | 17 |
| 7 | Detailed Description 8               |    | 11.3 Electrostatic Discharge Caution | 17 |
| • | 7.1 Overview 8                       |    | 11.4 Glossary                        | 17 |
|   | 7.2 Functional Block Diagram         | 12 | Mechanical, Packaging, and Orderable |    |
|   | 7.3 Feature Description              |    | Information                          | 17 |
|   |                                      |    |                                      |    |


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | nanges from Revision C (March 2012) to Revision D   | Page |
|----|---|------|
| •  | Changed Catch Diodes to Clamp Diodes in Features  | 1    |
| •  | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section |      |
| •  | Updated the text in the EXTERNAL COMPONENTS OR CONNECTIONS column for nHOME row   | 3    |
| •  | Updated PARAMETERS, TEST CONDTIONS, MIN, TYP, and MAX values in the nHOME OUTPUT section in the<br>Electrical Characteristics table   | 5    |



# 5 Pin Configuration and Functions



#### Pin Functions

|                  | PIN                    |                | I/O <sup>(1)</sup> | DECODIDE             | EXTERNAL COMPONENTS  |
|------------------|------------------------|----------------|--------------------|----------------------|--|
| NAME SOIC HTSSOP |                        | 1/0117         | DESCRIPTION        | OR CONNECTIONS       |  |
| POWER AND G      | ROUND                  |                |                    |                      | ·  |
| GND              | 5, 6, 7,<br>14, 15, 16 | 5, 12,<br>PPAD | _                  | Device ground        | All pins must be connected to GND.                                     |
| VM               | 1                      | 1              | _                  | Device power supply  | Connect to motor supply (8.2 V to 60 V).                               |
| CONTROL          |                        |                |                    |                      |  |
| DIR              | 17                     | 13             | 1                  | Direction input      | Level controls direction of rotation – internal pulldown               |
| nENBL            | 10                     | 8              | I                  | Enable input         | Active low enables outputs – internal pulldown                         |
| RESET            | 11                     | 9              | I                  | Reset input          | Active-high reset input initializes internal logic – internal pulldown |
| SM0              | 13                     | 11             |                    | Step mode            | Sets step mode – see step modes section for                            |
| SM1              | 12                     | 10             | I                  | 1 Step mode          | details – internal pulldowns   |
| STEP             | 18                     | 14             | 1                  | Step input           | Rising edge advances motor to next step – internal pulldown            |
| STATUS           |                        |                |                    |                      |  |
| nFAULT           | 20                     | 16             | OD                 | Fault                | Logic low when in fault condition (overtemp, overcurrent)              |
| nHOME            | 19                     | 15             | OD                 | Home                 | Logic low when indexer is at home position – push-pull structure       |
| OUTPUT           |                        |                |                    |                      |  |
| OUT1             | 3                      | 3              | 0                  | Output 1             | Connect to load 1  |
| OUT2             | 4                      | 4              | 0                  | Output 2             | Connect to load 2  |
| OUT3             | 8                      | 6              | 0                  | Output 3             | Connect to load 3  |
| OUT4             | 9                      | 7              | 0                  | Output 4             | Connect to load 4  |
| VCLAMP           | 2                      | 2              |                    | Output clamp voltage | Connect to VM supply, or Zener diode to VM supply                      |

<sup>(1)</sup> Directions: I = input, O = output, OD = open-drain output



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

|                  |   | MIN       | MAX            | UNIT |
|------------------|---|-----------|----------------|------|
| VM               | Power supply voltage                      | -0.3      | 65             | V    |
| VOUTx            | Output voltage                            | -0.3      | 65             | V    |
| VCLAMP           | Clamp voltage                             | -0.3      | 65             | V    |
|                  | Digital input pin voltage                 | -0.5      | 7              | V    |
| nHOME,<br>nFAULT | Digital output pin voltage                | -0.5      | –0.5 to 7      | V    |
| nHOME,<br>nFAULT | Output current                            |           | 20             | mA   |
|                  | Peak clamp diode current                  |           | 2              | А    |
|                  | DC or RMS clamp diode current             |           | 1              | Α    |
|                  | Peak motor drive output current, t < 1 μS | Interna   | lly limited    | Α    |
|                  | Continuous total power dissipation        | See Therm | al Information |      |
| T <sub>J</sub>   | Operating virtual junction temperature    | -40       | 150            | °C   |
| T <sub>stg</sub> | Storage temperature                       | -60       | 150            | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

|             |                         |   | VALUE | UNIT |
|-------------|-------------------------|---|-------|------|
|             |                         | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>   | ±3000 |      |
| $V_{(ESD)}$ | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±1000 | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

|             |   | MIN | NOM | MAX | UNIT |
|-------------|---|-----|-----|-----|------|
| $V_{M}$     | Power supply voltage  | 8.2 |     | 60  | V    |
| $V_{CLAMP}$ | Output clamp voltage <sup>(1)</sup>   | 0   |     | 60  | V    |
|             | Continuous output current, single channel on, T <sub>A</sub> = 25°C, SOIC package (2)             |     |     | 1.5 |      |
|             | Continuous output current, four channels on, T <sub>A</sub> = 25°C, SOIC package (2)              |     |     | 0.8 | ^    |
| IOUT        | Continuous output current, single channel on, T <sub>A</sub> = 25°C, HTSSOP package (2)           |     |     | 2   | А    |
|             | Continuous output current, four channels on, T <sub>A</sub> = 25°C, HTSSOP package <sup>(2)</sup> |     |     | 1   |      |

<sup>(1)</sup> V<sub>CLAMP</sub> is used only to supply the clamp diodes. It is not a power supply input.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Power dissipation and thermal limits must be observed.



## 6.4 Thermal Information

|                      |  | DR        |              |      |
|----------------------|--|-----------|--------------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | DW (SOIC) | PWP (HTSSOP) | UNIT |
|                      |  | 20 PINS   | 16 PINS      |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 67.7      | 39.6         | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 32.9      | 24.6         | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 35.4      | 20.3         | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 8.2       | 0.7          | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 34.9      | 20.1         | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A       | 2.3          | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics

 $T_A = 25^{\circ}$ C, over recommended operating conditions (unless otherwise noted)

| $I_A = 25^{\circ}$  | C, over recommended operating c     |   |     |      |     |      |
|---------------------|-------------------------------------|---|-----|------|-----|------|
|                     | PARAMETER                           | TEST CONDITIONS   | MIN | TYP  | MAX | UNIT |
| POWER               | SUPPLIES                            |   |     |      |     |      |
| $I_{VM}$            | VM operating supply current         | V <sub>M</sub> = 24 V   |     | 1.6  | 2.1 | mA   |
| $V_{UVLO}$          | VM undervoltage lockout voltage     | V <sub>M</sub> rising   |     |      | 8.2 | V    |
| LOGIC-              | LEVEL INPUTS(SCHMITT TRIGGER I      | NPUTS WITH HYSTERESIS)  |     |      |     |      |
| V <sub>IL</sub>     | Input low voltage                   |   |     | 0.6  | 0.7 | V    |
| $V_{IH}$            | Input high voltage                  |   | 2   |      |     | V    |
| V <sub>HYS</sub>    | Input hysteresis                    |   |     | 0.45 |     | V    |
| I <sub>IL</sub>     | Input low current                   | VIN = 0   | -20 |      | 20  | μA   |
| I <sub>IH</sub>     | Input high current                  | VIN = 3.3 V   |     |      | 100 | μA   |
| R <sub>PD</sub>     | Pulldown resistance                 |   |     | 100  |     | kΩ   |
| nFAUL1              | OUTPUT (OPEN-DRAIN OUTPUT)          |   |     |      |     |      |
| V <sub>OL</sub>     | Output low voltage                  | I <sub>O</sub> = 5 mA   |     |      | 0.5 | V    |
| I <sub>OH</sub>     | Output high leakage current         | V <sub>O</sub> = 3.3 V  |     |      | 1   | μΑ   |
| nHOME               | <b>OUTPUT (OPEN-DRAIN OUTPUT WI</b> | TH WEAK INTERNAL PULLUP)  |     |      | ,   |      |
| V <sub>OL</sub>     | Output low voltage                  | I <sub>O</sub> = 5 mA   |     |      | 0.5 | V    |
|                     |                                     | $I_O = 100 \mu A$ , $V_M = 11 V - 60 V$ , peak                        |     |      | 6.5 |      |
| $V_{OH}$            | Output high voltage                 | $I_O = 100 \mu A$ , $V_M = 11 V - 60 V$ , steady state                | 3.3 | 4.5  | 5.6 | V    |
|                     |                                     | $I_O = 100 \mu A$ , $V_M = 8.2 V - 11 V$ , steady state               | 2.5 |      |     |      |
| I <sub>SRC</sub>    | Output source current               | V <sub>M</sub> = 24 V   |     |      | 1   | mA   |
| I <sub>SNK</sub>    | Output sink current                 | V <sub>M</sub> = 24 V   |     |      | 5   | mA   |
| LOW-SI              | DE FETS                             | ·   |     |      |     |      |
|                     |                                     | V <sub>M</sub> = 24 V, I <sub>O</sub> = 700 mA, T <sub>J</sub> = 25°C |     | 0.5  |     | _    |
| R <sub>DS(ON)</sub> | FET on resistance                   | V <sub>M</sub> = 24 V, I <sub>O</sub> = 700 mA, T <sub>J</sub> = 85°C |     | 0.75 | 0.8 | Ω    |
| I <sub>OFF</sub>    | Off-state leakage current           |   | -50 |      | 50  | μΑ   |
| HIGH-S              | IDE DIODES                          | ·   |     |      |     |      |
| V <sub>F</sub>      | Diode forward voltage               | V <sub>M</sub> = 24 V, I <sub>O</sub> = 700 mA, T <sub>J</sub> = 25°C |     | 1.2  |     | V    |
| I <sub>OFF</sub>    | Off-state leakage current           | V <sub>M</sub> = 24 V, T <sub>J</sub> = 25°C                          | -50 |      | 50  | μA   |
| OUTPU               | TS                                  |   |     |      | -   |      |
| t <sub>R</sub>      | Rise time                           | V <sub>M</sub> = 24 V, I <sub>O</sub> = 700 mA, Resistive load        | 50  |      | 300 | ns   |
| t <sub>F</sub>      | Fall time                           | $V_M = 24 \text{ V}, I_O = 700 \text{ mA}, \text{ Resistive load}$    | 50  |      | 300 | ns   |



# **Electrical Characteristics (continued)**

T<sub>A</sub> = 25°C, over recommended operating conditions (unless otherwise noted)

|                    | PARAMETER                            | TEST CONDITIONS                | MIN | TYP | MAX | UNIT |
|--------------------|--------------------------------------|--------------------------------|-----|-----|-----|------|
| PROTE              | CTION CIRCUITS                       |                                | ·   |     |     |      |
| I <sub>OCP</sub>   | Overcurrent protection trip level    |                                | 2.3 |     | 3.8 | Α    |
| t <sub>OCP</sub>   | Overcurrent protection deglitch time |                                |     | 3.5 |     | μs   |
| t <sub>RETRY</sub> | Overcurrent protection retry time    |                                |     | 1.2 |     | ms   |
| t <sub>TSD</sub>   | Thermal shutdown temperature         | Die temperature <sup>(1)</sup> | 150 | 160 | 180 | °C   |

<sup>(1)</sup> Not production tested.

# 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|   |                         |   | MIN | NOM | MAX | UNIT |
|---|-------------------------|---|-----|-----|-----|------|
| 1 | f <sub>STEP</sub>       | Step frequency                                    |     |     | 250 | kHz  |
| 2 | t <sub>WH(STEP)</sub>   | Pulse duration, STEP high                         | 1.9 |     |     | μs   |
| 3 | t <sub>WL(STEP)</sub>   | Pulse duration, STEP low                          | 1.9 |     |     | μs   |
| 4 | t <sub>SU(STEP)</sub>   | Setup time, DIR, SMx to STEP rising               | 1   |     |     | μs   |
| 5 | t <sub>H(STEP)</sub>    | Hold time, DIR, SMx to STEP rising                | 1   |     |     | μs   |
| 6 | t <sub>OE(ENABLE)</sub> | Enable time, nENBL to output low                  |     |     | 50  | ns   |
| 7 | t <sub>PD(L-H)</sub>    | Propagation delay time, STEP to OUTx, low to high |     |     | 500 | ns   |
| 8 | t <sub>PD(H-L)</sub>    | Propagation delay time, STEP to OUTx, high to low |     |     | 500 | ns   |
| _ | t <sub>RESET</sub>      | RESET pulse width                                 | 20  |     |     | μs   |

#### (1) Not production tested.





Figure 1. DRV8805 Timing Requirements



# 6.7 Typical Characteristics






# 7 Detailed Description

#### 7.1 Overview

The DRV8805 is an integrated 4-channel unipolar stepper motor driver with a step / direction interface that controls the low-side driver outputs and allows for simple control schemes. The four low-side driver outputs consist of four N-channel MOSFETs that have a typical  $R_{DS(on)}$  of 500 m $\Omega$ . A single motor supply input VM serves as device power and is internally regulated to power the low-side gate drive. The device outputs can be disabled by bringing the nENBL pin logic high. This device has several safety features including integrated overcurrent protection that limits the motor current to a fixed maximum above which the device will shut down. Thermal shutdown protection enables the device to automatically shut down if the die temperature exceeds a TTSD limit and will restart once the die reaches a safe temperature. UVLO protection will disable all circuitry in the device if VM drops below the undervoltage lockout threshold.

#### 7.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



#### 7.3 Feature Description

#### 7.3.1 Output Drivers

The DRV8805 contains four protected low-side drivers. Each output has an integrated clamp diode connected to a common pin, VCLAMP.

VCLAMP can be connected to the main power supply voltage, VM. It can also be connected to a Zener or TVS diode to  $V_M$ , allowing the switch voltage to exceed the main supply voltage  $V_M$ . This connection can be beneficial when driving loads that require very fast current decay, such as unipolar stepper motors.

In all cases, the voltage on the outputs must not be allowed to exceed the maximum output voltage specification.

#### 7.3.2 Indexer Operation

The DRV8805 integrates an indexer to allow motor control with a simple step-and-direction interface. Logically, the indexer is shown in Figure 6.




Figure 6. Indexer Operation

#### 7.3.3 nENBL and RESET Operation

The nENBL pin enables or disables the output drivers. nENBL must be low to enable the outputs. nENBL does not affect the operation of the serial interface logic. Note that nENBL has an internal pulldown.

The RESET pin, when driven active high, resets the internal logic. The indexer is reset to the home state. All inputs are ignored while RESET is active. Note that RESET has an internal pulldown. An internal power-up reset is also provided, so it is not required to drive RESET at power up.

#### 7.3.4 Protection Circuits

The DRV8805 is fully protected against undervoltage, overcurrent and overtemperature events.

#### 7.3.4.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the  $t_{OCP}$  deglitch time (approximately 3.5  $\mu$ s), the driver will be disabled and the nFAULT pin will be driven low. The driver will remain disabled for the  $t_{RETRY}$  retry time (approximately 1.2 ms), then the fault will be automatically cleared. The fault will be cleared immediately if either RESET pin is activated or  $V_M$  is removed and re-applied.



#### **Feature Description (continued)**

#### 7.3.4.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all output FETs will be disabled and the nFAULT pin will be driven low. The STEP input will be ignored. Once the die temperature has fallen to a safe level, operation will automatically resume.

#### 7.3.4.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the  $V_M$  pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.

#### 7.4 Device Functional Modes

#### 7.4.1 Step Modes

The SM0 and SM1 pins select the stepping mode of the translator as shown in Table 1.

**Table 1. Step Modes** 

| SM1 | SM0 | MODE                            |
|-----|-----|---------------------------------|
| 0   | 0   | 2-phase drive (full step)       |
| 0   | 1   | 1-2 phase drive (half step)     |
| 1   | 0   | 1-phase excitation (wave drive) |
| 1   | 1   | Reserved                        |

In all modes, during a fault condition, the STEP input will be ignored. See *Protection Circuits* for more information.

The sequence of the outputs is shown in Table 2, Table 3, and Table 4.

Table 2. 2-Phase Excitation (Full-Step)

| Function    | Step | RESET | DIR | STEP    | nHOME  | OUT1   | OUT2   | OUT3   | OUT4   |
|-------------|------|-------|-----|---------|--------|--------|--------|--------|--------|
| Reset       | 1    | 1     | Х   | Х       | 0      | ON     | OFF    | OFF    | ON     |
| CW          | 2    | 0     | 1   | 1       | 1      | ON     | ON     | OFF    | OFF    |
| CW          | 3    | 0     | 1   | 1       | 1      | OFF    | ON     | ON     | OFF    |
| CW          | 4    | 0     | 1   | 1       | 1      | OFF    | OFF    | ON     | ON     |
| CW to home  | 1    | 0     | 1   | 1       | 0      | ON     | OFF    | OFF    | ON     |
| CCW         | 4    | 0     | 0   | 1       | 1      | OFF    | OFF    | ON     | ON     |
| CCW         | 3    | 0     | 0   | 1       | 1      | OFF    | ON     | ON     | OFF    |
| CCW         | 2    | 0     | 0   | 1       | 1      | ON     | ON     | OFF    | OFF    |
| CCW to home | 1    | 0     | 0   | 1       | 0      | ON     | OFF    | OFF    | ON     |
| Hold        | Х    | 0     | Х   | <u></u> | no chg |

Product Folder Links: DRV8805

Copyright © 2011-2016, Texas Instruments Incorporated



# Table 3. 1-2-Phase Excitation (Half-Step)

| Function    | Step | RESET | DIR | STEP    | nHOME  | OUT1   | OUT2   | OUT3   | OUT4   |
|-------------|------|-------|-----|---------|--------|--------|--------|--------|--------|
| Reset       | 1    | 1     | Х   | Х       | 0      | ON     | OFF    | OFF    | OFF    |
| CW          | 2    | 0     | 1   | 1       | 1      | ON     | ON     | OFF    | OFF    |
| CW          | 3    | 0     | 1   | 1       | 1      | OFF    | ON     | OFF    | OFF    |
| CW          | 4    | 0     | 1   | 1       | 1      | OFF    | ON     | ON     | OFF    |
| CW          | 5    | 0     | 1   | 1       | 1      | OFF    | OFF    | ON     | OFF    |
| CW          | 6    | 0     | 1   | 1       | 1      | OFF    | OFF    | ON     | ON     |
| CW          | 7    | 0     | 1   | 1       | 1      | OFF    | OFF    | OFF    | ON     |
| CW          | 8    | 0     | 1   | 1       | 1      | ON     | OFF    | OFF    | ON     |
| CW to home  | 1    | 0     | 1   | 1       | 0      | ON     | OFF    | OFF    | OFF    |
| CCW         | 8    | 0     | 0   | 1       | 1      | ON     | OFF    | OFF    | ON     |
| CCW         | 7    | 0     | 0   | 1       | 1      | OFF    | OFF    | OFF    | ON     |
| CCW         | 6    | 0     | 0   | 1       | 1      | OFF    | OFF    | ON     | ON     |
| CCW         | 5    | 0     | 0   | 1       | 1      | OFF    | OFF    | ON     | OFF    |
| CCW         | 4    | 0     | 0   | 1       | 1      | OFF    | ON     | ON     | OFF    |
| CCW         | 3    | 0     | 0   | 1       | 1      | OFF    | ON     | OFF    | OFF    |
| CCW         | 2    | 0     | 0   | 1       | 1      | ON     | ON     | OFF    | OFF    |
| CCW to home | 1    | 0     | 0   | 1       | 0      | ON     | OFF    | OFF    | OFF    |
| Hold        | Х    | 0     | Х   | <u></u> | no chg |

# **Table 4. 1-Phase Excitation (Wave Drive)**

|             | 1    |       |     |         |        |        | ,      |        | 1      |
|-------------|------|-------|-----|---------|--------|--------|--------|--------|--------|
| Function    | Step | RESET | DIR | STEP    | nHOME  | OUT1   | OUT2   | OUT3   | OUT4   |
| Reset       | 1    | 1     | Х   | Х       | 0      | ON     | OFF    | OFF    | OFF    |
| CW          | 2    | 0     | 1   | 1       | 1      | OFF    | ON     | OFF    | OFF    |
| CW          | 3    | 0     | 1   | 1       | 1      | OFF    | OFF    | ON     | OFF    |
| CW          | 4    | 0     | 1   | 1       | 1      | OFF    | OFF    | OFF    | ON     |
| CW to home  | 1    | 0     | 1   | 1       | 0      | ON     | OFF    | OFF    | OFF    |
| CCW         | 4    | 0     | 0   | 1       | 1      | OFF    | OFF    | OFF    | ON     |
| CCW         | 3    | 0     | 0   | 1       | 1      | OFF    | OFF    | ON     | OFF    |
| CCW         | 2    | 0     | 0   | 1       | 1      | OFF    | ON     | OFF    | OFF    |
| CCW to home | 1    | 0     | 0   | 1       | 0      | ON     | OFF    | OFF    | OFF    |
| Hold        | Х    | 0     | Х   | <u></u> | no chg |



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The DRV8805 can be used to drive one unipolar stepper motor.

# 8.2 Typical Application




Figure 7. Typical Application Schematic

#### 8.2.1 Design Requirements

Table 5 lists the design parameters for this design example.

**Table 5. Design Parameters** 

| DESIGN PARAMETER         | REFERENCE          | EXAMPLE VALUE |
|--------------------------|--------------------|---------------|
| Supply Voltage           | $V_{M}$            | 24 V          |
| Motor Winding Resistance | $R_L$              | 7.4 Ω/phase   |
| Motor Full Step Angle    | θstep              | 1.8°/step     |
| Motor Rated Current      | I <sub>RATED</sub> | 0.75 A        |
| PWM frequency            | f <sub>PWM</sub>   | 31.25 kHz     |

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired torque. A higher voltage shortens the current rise time in the coils of the stepper motor allowing the motor to produce a greater average torque. Using a higher voltage also allows the motor to operate at a faster speed than a lower voltage.



#### 8.2.2.2 Drive Current


The current path is starts from the supply V<sub>M</sub>, moves through the inductive winding load, and low-side sinking NMOS power FET. Power dissipation losses in one sink NMOS power FET are shown in the following equation.

$$P = I^2 \times R_{DS(on)} \tag{1}$$

The DRV8805 has been measured to be capable of 1.5-A Single Channel or 800-mA Four Channels with the DW package and 2-A Single Channel or 1-A Four Channels with the PWP package at 25°C on standard FR-4 PCBs. The maximum RMS current will vary based on PCB design and the ambient temperature.

Product Folder Links: DRV8805

#### 8.2.3 Application Curves



 $R_L$  Load and  $V_M$  = 8.2 V




Figure 10. OCP With 8.2 V and OUT1 Shorted to V<sub>M</sub>




Figure 9. Current Ramp With a 16- $\Omega$ , 1-mH  $R_L$  Load and  $V_M = 30 V$ 




Figure 11. OCP Separated by  $t_{RETRY}$  With  $V_{M}$  = 8.2 V and **OUT1 Shorted to V<sub>M</sub>** 

Submit Documentation Feedback



# 9 Power Supply Recommendations

# 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The power supply's capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (Brushed DC, Brushless DC, Stepper)
- · The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 12. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



# 10 Layout

## 10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

- Small-value capacitors should be ceramic, and placed closely to device pins.
- The high-current device outputs should use wide metal traces.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the  $I^2 \times R_{DS(on)}$  heat that is generated in the device.

## 10.2 Layout Example




Figure 13. Example Layout Drawing

#### 10.3 Thermal Considerations

The DRV8805 has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.



#### Thermal Considerations (continued)

#### 10.3.1 Power Dissipation

Power dissipation in the DRV8805 is dominated by the power dissipated in the output FET resistance, or  $R_{DS(ON)}$ . Average power dissipation of each FET when running a static load can be roughly estimated by Equation 2.

$$P = R_{DS(ON)} \bullet (I_{OUT})^2$$

#### where

- · P is the power dissipation of one FET
- R<sub>DS(ON)</sub> is the resistance of each FET
- I<sub>OUT</sub> is equal to the average current drawn by the load

(2)

Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also must be taken into consideration. When driving more than one load simultaneously, the power in all active output stages must be summed.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that  $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

#### 10.3.2 Heatsinking

The DRV8805DW package uses a standard SOIC outline, but has the center pins internally fused to the die pad to more efficiently remove heat from the device. The two center leads on each side of the package should be connected together to as large a copper area on the PCB as is possible to remove heat from the device. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

In general, the more copper area that can be provided, the more power can be dissipated.

The DRV8805PWP package uses an HTSSOP package with an exposed PowerPAD™. The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, see TI Application Report, *PowerPAD™ Thermally Enhanced Package* (SLMA002), and TI Application Brief, *PowerPAD Made Easy* (SLMA004), available at www.ti.com.



# 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- PowerPAD™ Thermally Enhanced Package, SLMA002.
- PowerPAD Made Easy, SLMA004.

#### 11.2 Trademarks

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Oct-2014

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| DRV8805DW        | ACTIVE | SOIC         | DW                 | 20   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DRV8805DW            | Samples |
| DRV8805DWR       | ACTIVE | SOIC         | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DRV8805DW            | Samples |
| DRV8805PWP       | ACTIVE | HTSSOP       | PWP                | 16   | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | -40 to 85    | DRV8805              | Samples |
| DRV8805PWPR      | ACTIVE | HTSSOP       | PWP                | 16   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | -40 to 85    | DRV8805              | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

24-Oct-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Aug-2016


# TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8805DWR  | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| DRV8805PWPR | HTSSOP          | PWP                | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 23-Aug-2016



#### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8805DWR  | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| DRV8805PWPR | HTSSOP       | PWP             | 16   | 2000 | 367.0       | 367.0      | 38.0        |



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PWP (R-PDSO-G16)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-51/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity