

# Implementation of a Three-digit Decimal Counter

**Wang Zhuoyang<sup>1</sup>**

<sup>1</sup>12112907, Department of Electrical and Electronic Engineering, SUSTech. Email: [giverfer@outlook.com](mailto:giverfer@outlook.com)

---

## Abstract

Lazy me. No abstract.

*Keywords:* Decimal Counter; VHDL

---

## Contents


<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Pre-lab Exercises</b>	<b>2</b>
2.1	The Conceptual Diagram . . . . .	2
2.2	The VHDL Code . . . . .	2
<b>3</b>	<b>Design and Implementation</b>	<b>3</b>
3.1	Frequency Divider (1Hz Pulse Generator) . . . . .	3
3.2	Three-digit Decimal Counter . . . . .	3
3.3	Seven-segment Display Controller . . . . .	5
3.4	The Overall Design . . . . .	5
<b>4</b>	<b>Simulation</b>	<b>7</b>
<b>5</b>	<b>Program and Run</b>	<b>7</b>
<b>6</b>	<b>Conclusion</b>	<b>8</b>

## 1 Introduction

The purpose of this experiment is to create a three-digit decimal counter, with each digit represented by a four-bit BCD code for decimal numbers from 0 to 9. The counter should have the following functions:

1. Synchronous clock input (clk).
2. Reset input (rst).
3. Enable input (count).
4. Load mode selection input, along with corresponding data input (three BCD codes representing digits, totaling 12 bits).
5. A set of data outputs (three BCD codes representing digits, totaling 12 bits).
6. Count direction selection input (countup).

1. The system uses the onboard 100MHz clock signal, and the counter is required to count once per second.
2. Connect the load signal and the countup signal to the switches (with the aid of indicator LEDs).
3. Connect the 12-bit load mode data input to other switches.
4. Connect the rst signal to a button.
5. Display the current three-digit number of the counter on the seven-segment display (originally required to use LED display).




**Figure 1.** The model and I/O descriptions for the 3-digit decimal counter.

## 2 Pre-lab Exercises

The requirements mention that there is only a 100MHz clock source on the board, and the counting signal frequency is 1Hz. Therefore, a frequency divider module called **freq\_divider** is required. We hope that this module can output a one-cycle-length pulse every 100 million system clock cycles, which will serve as the enable signal (count) for the counter rather than as a clock. The specific reason can be found in the experiment requirements documentation.

### 2.1 The Conceptual Diagram

The frequency divider can be implemented using a simple sequential logic circuit, as shown in the conceptual diagram in Figure 2.



**Figure 2.** The conceptual diagram of the frequency divider. The 32-bit binary codes represent 99,999,999, i.e. 100M - 1.

### 2.2 The VHDL Code

And here is the VHDL Implementation for the module (Code 1).

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_arith.all;

```

```

4  use IEEE.std_logic_unsigned.all;
5
6  entity freq_divider is
7      port (
8          clk_100mhz, rst: in std_logic;
9          pulse_1hz: out std_logic
10     );
11 end freq_divider;
12
13 architecture Behavioral of freq_divider is
14     constant cnt_max: integer := 100000000;
15     signal cnt, cnt_next: integer;
16 begin
17     process (clk_100mhz, rst) is
18     begin
19         if rst = '1' then
20             cnt <= 0;
21         elsif clk_100mhz'event and clk_100mhz = '1' then
22             cnt <= cnt_next;
23         end if;
24     end process;
25     cnt_next <= 0 when cnt = (cnt_max - 1) else cnt + 1;
26     pulse_1hz <= '1' when cnt = (cnt_max - 1) else '0';
27 end Behavioral;

```

**Listing 1.** The frequency divider (1Hz pulse generator).

### 3 Design and Implementation

#### 3.1 Frequency Divider (1Hz Pulse Generator)

The description of the frequency divider can be found in the Pre-lab Exercises and will not be repeated here.

#### 3.2 Three-digit Decimal Counter


Similarly, the conceptual diagram of the three-digit decimal adder module is as follows (Figure 1).

And here is the code (Code 2) for the three-digit decimal adder module.

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_arith.all;
4 use IEEE.std_logic_unsigned.all;
5
6 entity three_digit_decimal_counter is
7     port (
8         clk, rst, count: in std_logic;
9         load: in std_logic;                                -- synchronous
10        load
11        countup: in std_logic;
12        d100, d10, d1: in std_logic_vector(3 downto 0);    -- data in
13        q100, q10, q1: out std_logic_vector(3 downto 0);    -- values of
14        registers
15    );
16 end three_digit_decimal_counter;
17
18 architecture Behavioral of three_digit_decimal_counter is
19     signal r100, r10, r1: std_logic_vector(3 downto 0);
20     signal r100_next, r10_next, r1_next: std_logic_vector(3 downto 0);
21 begin
22     process (clk, rst)
23     begin

```



**Figure 3.** The conceptual diagram for the 3-digit decimal counter module.

```

22      if rst = '1' then
23          r100 <= "0000";
24          r10 <= "0000";
25          r1 <= "0000";
26      elsif clk'event and clk = '1' then
27          r100 <= r100_next;
28          r10 <= r10_next;
29          r1 <= r1_next;
30      end if;
31  end process;
32
33  r1_next <= d1           when load = '1' else
34          r1
35          when count = '0' else
36          "0000"
37          "1001"
38          r1 + 1
39          r1 - 1
40          r1;
41
42  r10_next <= d10         when load = '1' else
43          r10
44          "0000"
45          "1001"
46          r10 + 1
47          r10 - 1
48          r10;
49
50  r100_next <= d100       when load = '1' else

```

```

50          r100      when count = '0' else
51          "0000"    when countup = '1' and r100 = 9 and r10 = 9 and
52          r1 = 9 else
53          "1001"    when countup = '0' and r100 = 0 and r10 = 0 and
54          r1 = 0 else
55          r100 + 1 when countup = '1' and r10 = 9 and r1 = 9 else
56          r100 - 1 when countup = '0' and r10 = 0 and r1 = 0 else
57          r100;
58
59          q100 <= r100;
60          q10 <= r10;
61          q1 <= r1;
62      end Behavioral;

```


**Listing 2.** The three-digit decimal counter.

### 3.3 Seven-segment Display Controller

The seven-segment display control module will also be used in the next experiment and will not be detailed here.

### 3.4 The Overall Design

We can draw the conceptual diagram of the entire top-level module (Figure 4).



**Figure 4.** The top level structural diagram.

And the code is as below (Code 3).

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_arith.all;
4 use IEEE.std_logic_unsigned.all;
5
6 entity top_module is
7     port (
8         clk_100mhz, rst: in std_logic;
9         load, count_mode: in std_logic;
10        data_in: in std_logic_vector(11 downto 0);
11        load_led, count_mode_led: out std_logic;
12        an: out std_logic_vector(7 downto 0);
13        cathodes: out std_logic_vector(0 to 7)
14    );
15 end top_module;
16
17 architecture Behavioral of top_module is
18     component freq_divider is
19         port (
20             clk_100mhz, rst: in std_logic;
21             pulse_1hz: out std_logic

```

```

22     );
23 end component;
24
25 component three_digit_decimal_counter is
26     port (
27         clk, rst, count: in std_logic;
28         load: in std_logic; -- synchronous load
29         countup: in std_logic;
30         d100, d10, d1: in std_logic_vector(3 downto 0); -- data in
31         q100, q10, q1: out std_logic_vector(3 downto 0) -- values of
32         registers
33     );
34 end component;
35
36 component seven_segments_display_decoder is
37     port (
38         bcd: in std_logic_vector(3 downto 0);
39         en_dp: in std_logic;
40         segs_n: out std_logic_vector(0 to 7) -- 0 to 7:
41         dp, a, b, c, d, e, f, g
42     );
43 end component;
44
45 constant en_dp: std_logic := '0';
46
47 signal pulse_en: std_logic;
48 signal bcd100, bcd10, bcd1: std_logic_vector(3 downto 0);
49 signal seg100, seg10, seg1: std_logic_vector(0 to 7);
50
51 signal delay_cnt, delay_cnt_next: integer range 0 to (100000 - 1);
52 signal scan_cnt, scan_cnt_next: integer range 0 to 2;
53 begin
54     freq_div: freq_divider
55     port map (
56         clk_100mhz => clk_100mhz,
57         rst => rst,
58         pulse_1hz => pulse_en
59     );
60
61     counter: three_digit_decimal_counter
62     port map (
63         clk => clk_100mhz,
64         rst => rst,
65         count => pulse_en,
66         load => load,
67         countup => count_mode,
68         d100 => data_in(11 downto 8),
69         d10 => data_in(7 downto 4),
70         d1 => data_in(3 downto 0),
71         q100 => bcd100,
72         q10 => bcd10,
73         q1 => bcd1
74     );
75     load_led <= load;
76     count_mode_led <= count_mode;
77
78     seg100_disp: seven_segments_display_decoder port map (bcd => bcd100,
79         en_dp => en_dp, segs_n => seg100);
80     seg10_disp: seven_segments_display_decoder port map (bcd => bcd10, en_dp
81         => en_dp, segs_n => seg10);
82     seg1_disp: seven_segments_display_decoder port map (bcd => bcd1, en_dp

```

```


79      => en_dp , segs_n => seg1);
80
81   process (clk_100mhz , rst) is
82   begin
83     if rst = '1' then
84       delay_cnt <= 0;
85       scan_cnt <= 0;
86     elsif clk_100mhz'event and clk_100mhz = '1' then
87       delay_cnt <= delay_cnt_next;
88       scan_cnt <= scan_cnt_next;
89     end if;
90   end process;
91
92   delay_cnt_next <= delay_cnt + 1;
93   scan_cnt_next <= scan_cnt + 1 when delay_cnt = 0 else scan_cnt;
94
95   an(7 downto 3) <= (others => '1');
96   an(2) <= '0' when scan_cnt = 2 else '1';
97   an(1) <= '0' when scan_cnt = 1 else '1';
98   an(0) <= '0' when scan_cnt = 0 else '1';
99   cathodes <= seg100 when scan_cnt = 2 else
100           seg10 when scan_cnt = 1 else
101           seg1;
102 end Behavioral;

```

**Listing 3.** The top module.

## 4 Simulation

Now we can write a testbench to perform Post-Implementation Timing Simulation on the counter module. And here is the simulation result (Figure 5).



**Figure 5.** The result of the Post-Implementation Timing Simulation. The diagram contains different inputs and they are all commented on the figure.

We can see that it includes reset, count up, count down, overflow, underflow, and read data.

## 5 Program and Run

Then we program the board to test our design. First, when we press reset button (N17) the counter will be reseted to zero (Figure 6).

And this time we turn on the first switch (V10) which is connected to the countup signal, which refers to the counting up mode (the LED V11 will be lit up). Then we can see the number growing (Figure 7, 8 and 9).

When we turn on the second switch (U11), the LED V12 will also be lit up, while the counter will enter the Load Mode. The data '1001 1001 0110', i.e., 996 will be loaded into the counter (Figure 10).

As the counting continues, the numbers will increase up to 999 and then overflow and jump back to 0 (Figure 11, 12 and 13).


Also, we can change to the counting down mode, which is omitted here.

## 6 Conclusion


First let us summarize the lab content. In this lab, we built a three-digit decimal counter with functions such as reset, read, counting mode selection, and enable. Additionally, we implemented a frequency divider to generate counting pulses that are easily recognizable by the human eye. Furthermore, we implemented a seven-segment display, eliminating the hassle of binary observation.

Through this experiment, we have gained the following insights:


- Sequential logic or state machines must be written in standard two-section format, otherwise it is very easy to make mistakes. That is, the state transition occupies one section and the combinational logic starts a new section.
- Synchronous timing circuits are best synchronized with a global clock and use enable signals to transmit signals and actions, which is more standardized.




**Figure 6.** After reset.




**Figure 7.** The first second after reset.




**Figure 8.** The second second after reset.




**Figure 9.** The third second after reset.




**Figure 10.** The Load Mode.



**Figure 11.** Two second before overflowing.



**Figure 12.** One second before overflowing.



**Figure 13.** Overflow.