

EE 3420 Lab Guide: Motor Drivers w/ NIOS II

Written by: Grant Seligman, Gabe Garves, and James Starks

SN754410 Quadruple H-Bridge




Figure 1 [1]

Part 1: DC Motor Driver




Figure 2 [2]

Example Overview:

Implement and design a system for the Arrow Max1000 board controlling the SN754410 Half-H to drive a DC motor. NIOS will be used as the controller for all the all the Verilog modules. We will look at both motors projects separately in this guide.

Verilog Breakdown:

Looking at **Figure 3** you can see the Verilog code that is used to control the speed of a DC motor. The speed controller is basically a PWM signal that, in this case, allows an external hardware module to control the duty cycle. The code works by iterating through a counter, and when the counter is greater than the set_speed, the state switches low. Due to the counter being 8-bits wide, and the input clock frequency being 256kHz, this drops the PWM signal frequency to 1kHz. This is because for one cycle to complete, count must iterate 256 times.

```
1 // Variable speed controller for DC motor.
2 /*
3  AUTHOR: GRANT SELIGMAN
4  DATE: 4/3/2020
5  EDITED BY: JAMES STARKS
6  DATE: 3/3/2020
7  FROM: TXST SENIOR DESIGN FALL 2019-SPRING 2020
8  FOR: TEXAS STATE UNIVERSITY STUDENT AND INSTRUCTOR USE
9  DESCRIPTION: This module generates a PWM signal based on the
10               input set_speed value. This is an 8bit value
11               with 256 possible values. To calculate the duty
12               of the PWM generated, divide set_speed/256.
13 */
14 module speed_controller(motor_driver_en, set_speed, clk);
15     // PWM signal for the motor driver enable pin
16     output reg motor_driver_en;
17     // Speed value provided by NIOS in the software layer
18     input wire [7:0] set_speed;
19     // Base input clock value to modify
20     input wire clk;
21
22     reg [7:0] counter;
23
24     initial begin
25         counter = 8'b0;
26         motor_driver_en = 1'b0;
27     end
28
29     always@(posedge clk) begin
30         // Check to see if counter is higher than set_speed
31         motor_driver_en = (counter > set_speed) ? 0 : 1;
32         counter = counter + 1;
33     end
34 endmodule
```

Figure 3

Figure 4, which is the direction controller, is a simple 1-bit state machine. It checks for a 1 or 0, and depending on the student selection, the state outputs of 10 or 01 will be sent to the input pins on the SN754410. This flips the direction of through the DC motor causing it to switch directions.

```

1  // Variable speed controller for DC motor.
2  /*
3  AUTHOR: GRANT SELIGMAN
4  DATE: 4/3/2020
5  EDITED BY: JAMES STARKS
6  DATE: 3/3/2020
7  FROM: TXST SENIOR DESIGN FALL 2019-SPRING 2020
8  FOR: TEXAS STATE UNIVERSITY STUDENT AND INSTRUCTOR USE
9  DESCRIPTION: This module sets the direction in which the
10               motor will spin. The motor driver inputs
11               connect the the inputs of the SN754410 A1 & A2.
12               motor_driver_inputs[0] -> A1
13               motor_driver_inputs[1] -> A2
14               Look at the SN754410 documentation to see how
15               Motor Driver Input (A) Truth
16               |A1|A2|
17               -----
18               Clockwise      |0 |1 |
19               Counter-Clockwise |1 |0 |
20  */
21  module direction(motor_driver_inputs, select_direction);
22      output reg [1:0] motor_driver_inputs;
23      input wire select_direction;
24
25      always@(select_direction) begin
26          case(select_direction)
27              // Clockwise
28              1'b0:    motor_driver_inputs = 2'b10;
29              // Counter-Clockwise
30              1'b1:    motor_driver_inputs = 2'b01;
31              // Default state is Clockwise
32              default: motor_driver_inputs = 2'b10;
33          endcase
34      end
35  endmodule

```

Figure 4

FPGA Implementation:

First you will need to create a new Quartus project and include these files...

- **speed_controller.v**
- **direction.v**

Create **Block Diagram/Schematic File** and create **Symbol Files** of all the included Verilog files.

Generate a 256kHz **ALTPLL** for the speed controller.

Design a **NIOS System** using the **Platform Design Tool** with **2 PIOs** to control the **Speed** and **Direction** modules (**Figure 5**).

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0	Clock Source					
		clk_in	Clock Input	clk	exported			
		clk_in_reset	Reset Input	reset				
		clk	Clock Output	<i>Double-click to export</i>	clk_0			
		clk_reset	Reset Output	<i>Double-click to export</i>				
<input checked="" type="checkbox"/>		nios2	Nios II Processor					
		clk	Clock Input	<i>Double-click to export</i>	clk_0			
		reset	Reset Input	<i>Double-click to export</i>	[clk]			
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]			
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]			
		irq	Interrupt Receiver	<i>Double-click to export</i>	[clk]			IRQ 0
		debug_reset_request	Reset Output	<i>Double-click to export</i>	[clk]			
		debug_mem_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]			
		custom_instruction_m...	Custom Instruction Master	<i>Double-click to export</i>	[clk]			
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM) Intel ...					
		clk1	Clock Input	<i>Double-click to export</i>	clk_0			
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk1]	0x0000	0x0fff	
		reset1	Reset Input	<i>Double-click to export</i>	[clk1]			
<input checked="" type="checkbox"/>		pio_speed	PIO (Parallel I/O) Intel FPGA IP					
		clk	Clock Input	<i>Double-click to export</i>	clk_0			
		reset	Reset Input	<i>Double-click to export</i>	[clk]			
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x2000	0x200f	
		external_connection	Conduit	pio_speed				
<input checked="" type="checkbox"/>		pio_direction	PIO (Parallel I/O) Intel FPGA IP					
		clk	Clock Input	<i>Double-click to export</i>	clk_0			
		reset	Reset Input	<i>Double-click to export</i>	[clk]			
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x1000	0x100f	
		external_connection	Conduit	pio_direction				
<input checked="" type="checkbox"/>		sysid_qsys	System ID Peripheral Intel FPGA IP					
		clk	Clock Input	<i>Double-click to export</i>	clk_0			
		reset	Reset Input	<i>Double-click to export</i>	[clk]			
		control_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x1010	0x1017	
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART Intel FPGA IP					
		clk	Clock Input	<i>Double-click to export</i>	clk_0			
		reset	Reset Input	<i>Double-click to export</i>	[clk]			
		avalon_jtag_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x1018	0x101f	
		irq	Interrupt Sender	<i>Double-click to export</i>	[clk]			

Figure 5

Look at **Figure 6** to see how everything is wired up and then **Start Compilation**.




Figure 6

After everything compiles with no errors, open the **Pin Planner** and use **Figure 7** as a guide and set the **Pin Locations**.

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
out a[1]	Output	PIN_J12	5	B5_NO	PIN_J12	3.3-V LVTTTL		8mA (default)	2 (default)
out a[0]	Output	PIN_L12	5	B5_NO	PIN_L12	3.3-V LVTTTL		8mA (default)	2 (default)
in altera_reserved_tck	Input	PIN_G2	1B	B1_NO	PIN_G2	3.3 V Sc... Trigger		8mA (default)	
in altera_reserved_tdi	Input	PIN_F5	1B	B1_NO	PIN_F5	3.3 V Sc... Trigger		8mA (default)	
out altera_reserved_tdo	Output	PIN_F6	1B	B1_NO	PIN_F6	3.3-V LVTTTL		8mA (default)	2 (default)
in altera_reserved_tms	Input	PIN_G1	1B	B1_NO	PIN_G1	3.3 V Sc... Trigger		8mA (default)	
in clk	Input	PIN_H6	2	B2_NO	PIN_H6	3.3-V LVTTTL		8mA (default)	
out en	Output	PIN_J13	5	B5_NO	PIN_J13	3.3-V LVTTTL		8mA (default)	2 (default)
in rst	Input	PIN_E6	8	B8_NO	PIN_E6	3.3-V LVTTTL		8mA (default)	

Figure 7

NIOS II Setup:

Like in the previous lab guides, start to create a **New NIOS II Application and BSP from template** and select the **Small Hello World** template. Next generate the **BSP** project and you can start editing the application project.

Look at **figures 8 through 11** to get an idea on how to create this application.

You may think the functions in this application are redundant because they are typically included with the standard C I/O and Math libs, but since this project has been created using the Altera small C library those libraries are not available.

A brief overview of the code below...

- **Figure 8** shows the included libraries and the custom **pow** function from the math lib used for calculating X^Y and returns an unsigned 8-bit value.
- **Figure 9** is a custom **gets** used to read in **N** ASCII encoded values, characters, or until '**\n**' value is entered and returns the count of characters retrieved.
- **Figure 10** is a crude custom **strtol** function that assumes the ASCII value array passed is decimal formatted and converts and rebases the values to be read as standard integer values of 8-bits in length.
- **Figure 11** is the main function of the program that asks the user to input the a value from 0-255, duty cycle of the PWM enable will be $\text{speed}/256 \cdot 100$. User is then Prompted what direction they want the motor to spin. The desired settings are then written to the hardware modules and the console prints the applied settings.

```
main.c
1 //NIOS II DC Motor Lab
2 /*
3  * AUTHOR: JAMES STARKS
4  * DATE: 4/26/2020
5  * FROM: TXST SENIOR DESIGN PROJECT FALL 2019-SPRING 2020
6  * FOR: TEXAS STATE UNIVERSITY STUDENTS AND INSTRUCTOR USE
7  * DESCRIPTION: DC motor controller lab.
8  *
9  * You may notice some of the included subroutines are normally
10 * included with with in some of the standard C libraries, but
11 * since we are using the the BSP small C libraries, not all
12 * functionalities are included.
13 *
14 * The purpose of this program is to get user input and pipe it
15 * to a speed controller and direction controller. These controllers
16 * are memory mapped Verilog modules included in the Quartus
17 * project.
18 *
19 */
20 #include "system.h"
21 #include "sys/alt_stdio.h"
22 #include "altera_avalon_pio_regs.h"
23
24 /*
25  * pow_u8
26  * -----
27  * Computes x to the y using alt_u8 (unsigned chars).
28  *
29  * x: Base
30  * y: Exponent
31  *
32  * Returns: x^y as uint8
33  *
34  */
35 alt_u8 pow_u8(alt_u8 x, alt_u8 y)
36 {
37     // Anything to the 0 is 1
38     if(y == 0)
39     {
40         return 1;
41     }
42     // Loop y-1 times because we start at 0
43     else
44     {
45         alt_u8 value = x;
46         for(int i = 0; i < y-1; i++)
47         {
48             value = value * x;
49         }
50         return value;
51     }
52 }
```

Figure 8

```

54 /*
55  * gets_u8
56  * -----
57  * Use the alt_getchar() subroutine to get max_len
58  * characters and store into u8 array.
59  *
60  * str: Input alt_u8 array
61  * max_len: Max acceptable length for str
62  *
63  * Returns: If less than max_len characters were
64  *          entered, return the count.
65  *
66  */
67 alt_u8 gets_u8(alt_u8 str[], alt_u8 max_len)
68 {
69     alt_u8 ch;
70     alt_u8 count = 0;
71     // Read input buffer until '\n'
72     while((ch = alt_getchar()) != '\n')
73     {
74         // Add input character until max characters reached
75         if(count < max_len)
76         {
77             str[count++] = ch;
78         }
79         // Add null terminator at the end
80         str[count] = '\0';
81     }
82     return count;
83 }

```

Figure 9

```

85 /*
86  * strtou8
87  * -----
88  * Convert char array into alt_u8,
89  *
90  * str: Input alt_u8 array
91  * len: Length of input array (We could have looped
92  *      till the null terminator, but knowing the len is
93  *      important when knowing which sig fig we're on.
94  *
95  * Returns: alt_u8 value of input string.
96  *
97  */
98 alt_u8 strtou8(alt_u8 str[], alt_u8 len)
99 {
100     alt_u8 value = 0;
101     alt_u8 y = 0;
102     // Start for the top of the array (least significant value)
103     // and work down.
104     for(alt_u8 i = len-1; i >= 0; i--)
105     {
106         /* Rebase the ASCII value so it becomes an int with str[i]-48.
107          *
108          * Pow_u8 is used to scale the significant figures, y is used
109          * to keep track of which sig fig index the loop's on.
110          */
111         value += (str[i]-48)*pow_u8(10, y);
112         y++;
113     }
114     return value;
115 }

```

Figure 10


```

125 int main()
126 {
127     alt_u8 speed;
128     alt_u8 direction;
129     alt_u8 new_length;
130
131     // Main program loop
132     while(1)
133     {
134         speed = 0;
135         direction = 0;
136         // Allocate character array of length 3.
137         alt_u8 str[3];
138
139         // Prompt the user to enter decimal integer between 0 and 255.
140         alt_printf("Enter speed[0-255(0-fully off, 255-fully on)]");
141         // Call gets_u8 passing max_len value of 3 because there's only 3 sig figs in 255.
142         new_length = gets_u8(str, 3);
143         // Convert user input from ASCII into uint8.
144         speed = strtou8(str, new_length);
145
146         // Same as above, but for direction.
147         alt_printf("Enter direction [1-0(1-Counterclockwise, 0 Clockwise)]");
148         new_length = gets_u8(str, 1);
149         direction = strtou8(str, new_length);
150
151         // Write to speed and direction modules to control the motor.
152         IOWR_ALTERA_AVALON_PIO_DATA(PIO_SPEED_BASE, speed);
153         IOWR_ALTERA_AVALON_PIO_DATA(PIO_DIRECTION_BASE, direction);
154
155         // Print out the settings applied to the motor controller modules
156         // Speed - Set PWM duty cycle in the speed_controller.v module
157         // Direction - Set the direction in the direction.v module
158         alt_printf("\n-----Applied Settings-----");
159         alt_printf("\nSpeed: 0x%x", speed);
160         alt_printf("\nDirection: %x", direction);
161         alt_printf("\n-----\n\n");
162     }
163
164     return 0;
165 }
166

```

Figure 11

Figure 12 is what the final project should look like on a breadboard.




Figure 12

Part 2: Stepper Motor

Example Overview:

Implement and design a system for the Arrow Max1000 board controlling the SN754410 Half-H to drive a stepper motor.

Verilog Breakdown:

Looking at **Figure 13**, we can see four pins and a 5 V source center tapped on both windings. When one of the pins is set low (while others remain high) you get current flowing through half of the winding that creates a magnetic field. The order at which you set the pins low can change the magnetic field to spin the motor clockwise or counter clockwise. The order for clockwise would go setting A to low, then B to low, then C, and finally D. For counter clockwise just reverse the order. Remember, only set one pin low at a time.




Figure 13 [2]

Figure 14 is a simple bidirectional state machine used to control which coils in the stepper motor are energized. When a 1 is seen on the direction the motor spins

counter-clockwise, and clockwise when 0 is on direction. The speed at which the motor spins is dependent on the clock frequency into this module.

```
1  /*
2  AUTHOR: GABE GARVES
3  DATE: 3/25/2020
4  FROM: TXST SENIOR DESIGN PROJECT FALL 2019-SPRING 2020
5  FOR: TEXAS STATE UNIVERSITY STUDENT AND INSTRUCTOR USE
6  DESCRIPTION: This module is a state machine used for controlling
7               a stepper motor. If direction is high, the state
8               machine reverses direction.
9               [3:0]Drive breakdown
10              Index values in drive      [3][2][1][0]
11              Stepper Motor Winding terminals A B C D
12  */
13  module stepper_controller(drive, clk, direction);
14      output reg [3:0] drive;      //Signals driving the unipolar motor windings.
15      input clk, direction;        //Clock can also be PWM signal. btn toggles spin direction
16
17      always @ (posedge clk) begin
18          case (drive)
19              4'b1110: drive = (direction) ? 4'b1101 : 4'b0111;
20              4'b1101: drive = (direction) ? 4'b1011 : 4'b1110;
21              4'b1011: drive = (direction) ? 4'b0111 : 4'b1101;
22              4'b0111: drive = (direction) ? 4'b1110 : 4'b1011;
23              default: drive = 4'b1110;
24          endcase
25      end
26  endmodule
```

Figure 14

*Lines 19-22 in **Figure 14** are tertiary case statements. They are basically a one-line if statement. In the first case statement, direction is checked and if it is high the next state will go to 4'b1101. If direction is low the next state will be 4'b0111. These case statements are more efficient at the hardware level than if/else-if/else statements.*

Figure 15 is the module that controls the clock frequency into the stepper controller. The module essentially acts like a variable clock divider that uses a 1-6bit input to divide the clock down. The output frequency can be calculated with $\text{in_clk}/\text{division}/2 = \text{out_clk}$.

```
1  /*
2  AUTHOR: JAMES STARKS
3  DATE: 4/24/2020
4  FROM: TXST SENRIOR DESIGN PROJECT FALL 2019-SPRING 2020
5  FOR: TEXAS STATE UNIVERSITY STUDENT AND INSTRUCTOR USE
6  DESCRIPTION: This module is exactly like the previous stepdown
7               clock dividers except the division factor is a
8               16bit value that can be set by another module (in
9               this case, NIOS).
10 */
11 module variable_stepdown(out_clk, division, in_clk);
12     output reg out_clk;
13     input wire [15:0] division;
14     input wire in_clk;
15
16     reg [15:0] count;
17
18     initial begin count = 16'b0; out_clk = 0; end
19
20     always@(posedge in_clk) begin
21         count = count + 1;
22         if (count == division) begin
23             out_clk = ~out_clk;
24             count = 0;
25         end
26     end
27 endmodule
```

Figure 15

You may be wondering why this code isn't just dividing the clock input directly. Well division in gate logic is very costly to space and inefficient. It is better to have the NIOS C software layer to the division and just send the quotient to this hardware module.

FPGA Implementation:

First you will need to create a new Quartus project and include these files...

- **variable_stepdown.v**
- **unipolar_stepper.v**

Create **Block Diagram/Schematic File** and create **Symbol Files** of all the included Verilog files.

Generate a 1MHz **ALTPLL** for the speed controller.

Design a **NIOS System** using the **Platform Design Tool** with **2 PIOs** to control the **Speed** and **Direction** modules (**Figure 16**).

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0	Clock Source					
		clk_in	Clock Input	clk	exported			
		clk_in_reset	Reset Input	reset				
		clk	Clock Output	Double-click to export	clk_0			
		clk_reset	Reset Output	Double-click to export				
<input checked="" type="checkbox"/>		nios2	Nios II Processor					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]			
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]			
		irq	Interrupt Receiver	Double-click to export	[clk]			IRQ 0
		debug_reset_request	Reset Output	Double-click to export	[clk]			
		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]			
		custom_instruction_m...	Custom Instruction Master	Double-click to export	[clk]			
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM) Intel ...					
		clk1	Clock Input	Double-click to export	clk_0			
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	0x0000	0x0fff	
		reset1	Reset Input	Double-click to export	[clk1]			
<input checked="" type="checkbox"/>		pio_division	PIO (Parallel I/O) Intel FPGA IP					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x2010	0x201f	
		external_connection	Conduit	pio_division				
<input checked="" type="checkbox"/>		pio_direction	PIO (Parallel I/O) Intel FPGA IP					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x2000	0x200f	
		external_connection	Conduit	pio_direction				
<input checked="" type="checkbox"/>		sysid_qsys	System ID Peripheral Intel FPGA IP					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x2028	0x202f	
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART Intel FPGA IP					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x2020	0x2027	
		irq	Interrupt Sender	Double-click to export	[clk]			

Figure 16

Look at **Figure 17** to see how everything is wired up and then **Start Compilation**.




Figure 17

After everything compiles with no errors, open the **Pin Planner** and use **figure 18** as a guide and set the **Pin Locations**.

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
altera_reserved_tck	Input	PIN_G2	1B	B1_NO	PIN_G2	3.3 V Sc... Trigger		8mA (default)	
altera_reserved_tdi	Input	PIN_F5	1B	B1_NO	PIN_F5	3.3 V Sc... Trigger		8mA (default)	
altera_reserved_tdo	Output	PIN_F6	1B	B1_NO	PIN_F6	3.3-V LVTTTL		8mA (default)	2 (default)
altera_reserved_tms	Input	PIN_G1	1B	B1_NO	PIN_G1	3.3 V Sc... Trigger		8mA (default)	
clk	Input	PIN_H6	2	B2_NO	PIN_H6	3.3-V LVTTTL		8mA (default)	
motor_input[3]	Output	PIN_K11	5	B5_NO	PIN_K11	3.3-V LVTTTL		8mA (default)	2 (default)
motor_input[2]	Output	PIN_J13	5	B5_NO	PIN_J13	3.3-V LVTTTL		8mA (default)	2 (default)
motor_input[1]	Output	PIN_J12	5	B5_NO	PIN_J12	3.3-V LVTTTL		8mA (default)	2 (default)
motor_input[0]	Output	PIN_L12	5	B5_NO	PIN_L12	3.3-V LVTTTL		8mA (default)	2 (default)
rst	Input	PIN_E6	8	B8_NO	PIN_E6	3.3-V LVTTTL		8mA (default)	

Figure 18

NIOS II Setup:

Like before, start to create a **New NIOS II Application and BSP from template** and select the **Small Hello World** template. Next generate the **BSP** project and you can start editing the application project.

Looking at **Figure 19** only the main function was included, this is because the functions above from the DC motor lab were pretty much lifted to this project, with one exception. Since 16-bits are used in the variable clock, **strtoi** must be adapted (**See line 135**). Even though you will find the stepper stops functioning reliably around 700Hz, or a

division factor of ~2857, having these extra bits means the module can more accurately divide down to the desired frequency.

Note: On line 130 there is a bit of math, this converts the requested frequency into a division factor that the variable clock uses. Since the variable step down takes a 1MHz input clock, the formula for calculating the division factor from frequency is:

$$\begin{aligned} \textit{Division Factor} &= \frac{\textit{Input Clock Frequecny}}{(\textit{Wanted Frequency} * 0.5)} \\ \textit{Division Factor} &= \frac{1E6}{(\textit{Wanted Frequency} * 0.5)} \\ \textit{Division Factor} &= \frac{500E3}{(\textit{Wanted Frequency})} \end{aligned}$$

Lastly, like before the options that are applied to the variable step down and stepper controller are displayed to the user, then the program loops. You may notice on the options display, it also outputs the “actual frequency,” this is because most of the time user input frequency doesn’t divide nicely, and integer division truncates any decimal places. So, in the off chance the user enters a frequency that doesn’t divide nicely, the user can see the actual value.


```

105  */
106  int main()
107  {
108      alt_ul6 freq;
109      alt_ul6 div;
110      alt_u8 direction;
111      alt_u8 new_length;
112
113      // Main program loop
114      while(1)
115      {
116          freq = 0;
117          direction = 0;
118          div = 0;
119          alt_u8 str[5];
120
121          // Prompt user for a frequency
122          alt_printf("Enter frequency [0-65535]");
123          new_length = gets_u8(str, 5);
124          freq = strtoul6(str, new_length);
125
126          // The div will be written to the variable_stepdown.v module, which
127          // expect a uint16 to divide the clock by. The input clock to the
128          // variable_stepdown.v module is 1MHz. Look into that module to
129          // see how the frequency is dropped by the division constant.
130          div = 500000/freq;
131
132          // Same as above, but for direction.
133          alt_printf("Enter direction [1-0(1-Counterclockwise, 0 Clockwise)]");
134          new_length = gets_u8(str,1);
135          direction = strtoul6(str, new_length);
136
137          // Write to division constant and direction modules to control the motor.
138          IOWR_ALTERA_AVALON_PIO_DATA(PIO_DIVISION_BASE, div);
139          IOWR_ALTERA_AVALON_PIO_DATA(PIO_DIRECTION_BASE, direction);
140
141          // Print out the settings applied to the motor controller modules
142          // Requested Freq - Requested frequency as entered by the user.
143          // Actual Freq - Due to truncation in integer division, actual
144          // freq maybe different. This uint16 is then piped
145          // to variable_stepdown.v module.
146          // Direction - Set the direction in the direction.v module
147          alt_printf("\n-----Applied Settings-----");
148          alt_printf("\nRequested Freq: 0x%x", freq);
149          alt_printf("\nActual Freq: 0x%x", (500000/div));
150          alt_printf("\nDirection: %x", direction);
151          alt_printf("\n-----\n\n");
152
153      }
154
155      return 0;
156  }

```

Figure 19

Figure 20 is what the final project should look like on a breadboard.




Figure 20

References

- [1] "sn754410.pdf." Accessed: Apr. 29, 2020. [Online]. Available: <http://www.ti.com/lit/ds/symlink/sn754410.pdf>.
- [2] *Unipolar and Bipolar Stepper Motors*.
<https://www.youtube.com/watch?v=vxxnPJBxG3M>