

ECE271, Final Project

Ben Adams, Grant Haines, Benjiman Walsh

December 6, 2019

Contents

1	Introduction	2
2	High Level Descriptions	3
3	Input Device Descriptions	3
3.1	NES Controller	3
3.2	Analog-to-Digital Converter	4
4	HDL Components	4
4.1	Top Module	4
4.2	VGA Output	5
4.2.1	VGA hCounterComp	5
4.2.2	VGA vCounterComp	5
4.2.3	VGA counter	5
4.2.4	VGA displayMux	5
4.2.5	VGA comparator	5
4.2.6	VGA synchronizer	6
4.2.7	clockDivBy2	6
4.3	Square Wave Generator	6
5	Hardware	6
6	Appendix	7
6.1	Source Code	7
6.1.1	NES Controller Reader	7
6.1.2	ADC	10
6.1.3	Square Wave Generator	11
6.1.4	VGA Output	11
6.1.5	VGA hCounterComp	13
6.1.6	VGA vCounterComp	13
6.1.7	VGA counter	14
6.1.8	VGA displayMux	15
6.1.9	VGA comparator	15
6.1.10	VGA synchronizer	15
6.1.11	clockDivBy2	15
6.2	Simulation Results	16
6.2.1	NES Controller Reader	16
6.2.2	Square Wave Generator	17
6.2.3	VGA Output	17
6.2.4	VGA hCounterComp	18
6.2.5	VGA vCounterComp	18
6.2.6	VGA counter	19
6.2.7	VGA displayMux	19
6.2.8	VGA comparator	20
6.2.9	VGA synchronizer	20
6.2.10	clockDivBy2	21

1 Introduction

The purpose of this project is to create a digital logic design that uses various parallel input modules with various output modules for implementation on an Field Programmable Gate Array- or FPGA. FPGA programming and design allows smaller digital logic modules to be implemented all on the same board. This paper discusses a number of input and output modules and an easily implementable top-level example design that ties all of these modules together.

2 High Level Descriptions

3 Input Device Descriptions

This section is meant to provide a brief but thorough low-level view of the operations of our chosen input devices.

3.1 NES Controller

The Nintendo Entertainment System (NES) first became available in America in 1985 and revolutionized society as the first accessible home video game system. NES controllers (pictured in figure 1) work by receiving "clock" and "latch" signals from the NES console and transmitting a data signal to the console. NES controllers use a shift register to store all of the controller's button data when the console sends the latch signal (As in figure 2). Each successive clock signal shifts the controller register down and the controller's data wire outputs a value that represents the next button's signal (See figure 3).



Figure 1: An NES controller (Picture courtesy of Wikipedia)




Figure 2: The buttons and shift register inside of an NES controller




Figure 3: One shift register worth of data, transmitted after pulsing the latch input high

An example of the NES controller decoder module was provided for us in the course materials, and a discussion of the code is included in the appendix of this document.

3.2 Analog-to-Digital Converter

The second input that we chose was an Analog-to-Digital Converter, also known as an ADC. After talking to a fellow classmate¹ about how hard a time he was having accessing the DE10-Lite's on-board ADC (even with the help of teachers and TAs), our group decided to use an external one to interface with the DE10-Lite. An Arduino Nano converts an analog potentiometer's voltage from 0-5Vdc to 0 to 1023 bits. The code running on the Arduino is included in the appendix section.




Figure 4: The Arduino Nano includes a built-in ADC

4 HDL Components

4.1 Top Module

INSERT TOP MODULE DIAGRAM HERE

INSERT TOP MODULE DESCRIPTION HERE

¹Luke Goldsworthy

4.2 VGA Output

INSERT VGA OUTPUT DIAGRAM HERE

Input: The VGA module takes a 50MHz clock signal, a reset signal, and three button signals for the red, green, and blue inputs.

Output: The VGA module outputs a vSync and an hSync signal, and three 4-bit values for the red, green, and blue display colors.

Description: This module is designed to output a 640x480 resolution VGA signal, allowing it to display an RGB color value on a screen. The hSync signal tells a computer monitor how quickly to update each column of the screen, while the vSync signal tells it how quickly to update each row. The color inputs work by having each button press increment a 4-bit counter that goes to the appropriate color output.

4.2.1 VGA hCounterComp

INSERT DIAGRAM HERE

Inputs: A 25MHz clock signal, a 50MHz clock signal, and a reset signal. Outputs: The horizontal sync rate for the VGA output and a signal indicating that it is in the display area for the screen.

Description: The hCounterComp creates the hSync signal for the VGA driver, as well as indicating that the signal is within the display area so that the RGB values can be communicated to the screen. The hSync signal travels through the horizontal row of pixels on the screen, displaying color when appropriate.

4.2.2 VGA vCounterComp

INSERT DIAGRAM HERE

Inputs: The hSync signal as a clock, a 50MHz clock signal, and a reset signal. Outputs: The vertical sync rate for the VGA output and a signal indicating that it is in the display area for the screen.

Description: The vCounterComp module generates the vSync signal for the VGA driver, which tells it when to move on to the next row of pixels, as well as telling it when it is within the displayable area.

4.2.3 VGA counter

INSERT DIAGRAM HERE

Inputs: A clock signal and a reset signal. Outputs: An N-bit binary value.

Description: This counter adds one to its output value each rising clock edge.

4.2.4 VGA displayMux

INSERT DIAGRAM HERE

Inputs: A select signal and red, green, and blue binary input values. Outputs: Either the inputted RGB values or 0 values.

Description: The VGA displayMux decides whether to send the inputted RGB values to the screen or not to, depending on whether or not we are within the displayable area, as given by the hSync and vSync modules.

4.2.5 VGA comparator

INSERT DIAGRAM HERE

Inputs: A select signal and red, green, and blue binary input values. Outputs: Either the inputted RGB values or 0 values.

Description: The VGA displayMux decides whether to send the inputted RGB values to the screen or not to, depending on whether or not we are within the displayable area, as given by the hSync and vSync modules.

4.2.6 VGA synchronizer

INSERT DIAGRAM HERE

Inputs: A clock signal and a 1-bit data value. Outputs: A 1-bit data value.

Description: The synchronizer takes asynchronous inputs and syncs them to the clock edge.

4.2.7 clockDivBy2

INSERT DIAGRAM HERE

Inputs: A clock signal and a reset signal. Outputs: A clock signal half as fast as the input clock signal.

Description: This module takes in a clock input and divides its frequency by 2. For example, a 50MHz clock input would become a 25MHz clock input.

4.3 Square Wave Generator

Our square wave generator uses a simple algorithm to take a 10-bit array of data (from the analog input) and convert the value from 0–1023 bits to $\approx 100\text{Hz}$ to $\approx 1600\text{Hz}$. This range produces four octaves of the note G (i.e. a range from G2 to G6). This frequency range allows for the selection of many notes within the range of human hearing.

$$1600/1123 \approx (10/7) \quad (1)$$

The square wave generator's audio output is sent to a simple audio amplifier circuit (Seen in figure 5 based on [this circuit](#)), protecting the FPGAs output pins and providing more voltage. The amplifier then drives a simple 8Ω speaker.

5 Hardware


[illegible]

Figure 5

6 Appendix

6.1 Source Code

6.1.1 NES Controller Reader

The NES reader module depends on four sub-modules. The "Counter4" module is just a resettable four-bit counter. "NesLatchStateDecoder" receives the count from the "Counter4" counter and outputs a signal when all bits are zero. This signifies the latch signal which corresponds with the first high half of every eight clock cycles. The "NesClockStateDecoder" module holds the combinational logic which controls the reader module's clock. Finally, the "NesDataReceiverDecoder" module reads data from the data wire at the negative edge of the controller's "Clock" signal and outputs a vector of these values.

```
module NesReader(  
    input logic dataYellow,  
    input logic clock,  
    input logic reset_n,  
    output logic latchOrange,  
    output logic clockRed,  
    output logic up,  
    output logic down,  
    output logic left,  
    output logic right,  
    output logic start,  
    output logic select,  
    output logic a,  
    output logic b  
);  
    logic [3:0] count;  
  
    Counter4 matt_i1(  
        .clk          (clock),  
        .reset_n      (reset_n),  
        .count        (count)  
    );  
  
    NesClockStateDecoder matt_i2(  
        .controllerState (count),  
        .nesClock        (clockRed)  
    );  
  
    NesLatchStateDecoder matt_i3 (  
        .controllerState (count),  
        .nesLatch        (latchOrange)  
    );  
  
    NesDataReceiverDecoder matt_i4 (  
        .dataYellow      (dataYellow),  
        .reset_n         (reset_n),  
        .controllerState (count),  
        .readButtons     ({a, b, select, start, up, down, left, right})  
    );  
endmodule  
  
\begin{Verbatim}  
module NesReader(  
    input logic dataYellow,  
    input logic clock,  
    input logic reset_n,
```

```

output logic latchOrange,
output logic clockRed,
output logic up,
output logic down,
output logic left,
output logic right,
output logic start,
output logic select,
output logic a,
output logic b
);
logic [3:0] count;

Counter4 matt_i1(
    .clk          (clock),
    .reset_n      (reset_n),
    .count        (count)
);

NesClockStateDecoder matt_i2(
    .controllerState (count),
    .nesClock        (clockRed)
);

NesLatchStateDecoder matt_i3 (
    .controllerState (count),
    .nesLatch        (latchOrange)
);

NesDataReceiverDecoder matt_i4 (
    .dataYellow      (dataYellow),
    .reset_n          (reset_n),
    .controllerState (count),
    .readButtons      ({a, b, select, start, up, down, left, right})
);
endmodule

module Counter4(
    input logic clk, reset_n,
    output logic [3:0] count);

    always_ff @ (posedge clk, negedge reset_n)
        if(!reset_n) count <= 4'b0;
        else count <= count + 1;
endmodule

module NesLatchStateDecoder(
    input logic [3:0] controllerState,
    output logic nesLatch);

    always_comb
        case(controllerState)
            4'h0: nesLatch = 1;
            default: nesLatch = 0;
        endcase
endmodule

```



```

module NesClockStateDecoder(
    input logic [3:0] controllerState,
    output logic nesClock);

    always_comb
        case (controllerState)
            4'h2: nesClock = 1;
            4'h4: nesClock = 1;
            4'h6: nesClock = 1;
            4'h8: nesClock = 1;
            4'ha: nesClock = 1;
            4'hC: nesClock = 1;
            4'hE: nesClock = 1;
            default: nesClock = 0;
        endcase
endmodule

module Counter4(
    input logic clk, reset_n,
    output logic [3:0] count);

    always_ff @ (posedge clk, negedge reset_n)
        if(!reset_n) count <= 4'b0;
        else count <= count + 1;
endmodule

module NesLatchStateDecoder(
    input logic [3:0] controllerState,
    output logic nesLatch);

    always_comb
        case(controllerState)
            4'h0: nesLatch = 1;
            default: nesLatch = 0;
        endcase
endmodule

module NesClockStateDecoder(
    input logic [3:0] controllerState,
    output logic nesClock);

    always_comb
        case (controllerState)
            4'h2: nesClock = 1;
            4'h4: nesClock = 1;
            4'h6: nesClock = 1;
            4'h8: nesClock = 1;
            4'ha: nesClock = 1;
            4'hC: nesClock = 1;
            4'hE: nesClock = 1;
            default: nesClock = 0;
        endcase
endmodule

```

```

module NesDataReceiverDecoder(
    input logic dataYellow,
    input logic reset_n,
    input logic [3:0] controllerState,
    output logic [7:0] readButtons);

    always_ff @ (posedge controllerState[0], negedge reset_n)
        if(!reset_n) readButtons <= 8'b0;
        else case(controllerState[3:0])
            4'h1: readButtons[7] <= dataYellow;    //a button
            4'h3: readButtons[6] <= dataYellow;    //b button
            4'h5: readButtons[5] <= dataYellow;    //select button
            4'h7: readButtons[4] <= dataYellow;    //start button
            4'h9: readButtons[3] <= dataYellow;    //up button
            4'hB: readButtons[2] <= dataYellow;    //down button
            4'hD: readButtons[1] <= dataYellow;    //left button
            4'hF: readButtons[0] <= dataYellow;    //right button
            default: readButtons <= readButtons;
        endcase
    endmodule

```

6.1.2 ADC

The following code is written in Arduino C and uploaded to an Arduino Nano microcontroller.

```

int analogPin = A0;    // the potentiometer's analog voltage

int d2 = 2;            // the first output bit
int d3 = 3;
int d4 = 4;
int d5 = 5;
int d6 = 6;
int d7 = 7;
int d8 = 8;
int d9 = 9;
int d10 = 10;
int d11 = 11; // the last (most significant) output bit

void setup()
{
    pinMode(analogPin, INPUT);    // Potentiometer input pin

    pinMode(d2, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d3, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d4, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d5, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d6, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d7, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d8, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d9, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d10, OUTPUT);    //Indicates the pinmode of selected pin
    pinMode(d11, OUTPUT);    //Indicates the pinmode of selected pin
}

void loop()
{

```

```

int value = analogRead(analogPin);
int pinArray[10];
bool bitArray[10];
for (int i=0; i<=9; i++)
{
    pinArray[i] = i+2;          // assigns outputs 2-11
    if (bitRead(value,i))
        {digitalWrite( pinArray[i],HIGH);}    //accesses the correct pin and writes HIGH
    else
        {digitalWrite( pinArray[i],LOW);}      //accesses the correct pin and writes LOW
}
}

```

6.1.3 Square Wave Generator

```

module periodTime(input logic clk,
                  input logic [9:0] data,
                  output logic q);

int compareNumber;
int count;

always_ff @(negedge q)
begin
    compareNumber = (data + 100)*(10/7);
    if (count >= compareNumber)
        count <= 0;
end

always_ff @(posedge clk)
begin
    count <= count +1;
end

always_comb
begin
    if( count < compareNumber)
        q = (count > compareNumber/2);    //assigns output duty cycle 50% with initial 1
    else
        q = 0;
end

endmodule

```

6.1.4 VGA Output

```

module vgaOutput
    (input clock50MHz,
     input inReset,
     input inRed,
     input inGreen,
     input inBlue,
     output hSync,
     output vSync,
     output [3:0] outRed, outGreen, outBlue);

    vga_counter #(N(4)) redCounter (
        .clk(inRed),

```

```

        .reset(inReset),
        .q(redCount)
    );

    vga_counter #(.N(4)) greenCounter (
        .clk(inGreen),
        .reset(inReset),
        .q(greenCount)
    );

    vga_counter #(.N(4)) blueCounter (
        .clk(inBlue),
        .reset(inReset),
        .q(blueCount)
    );

    clockDivBy2 clockDivider(
        .clock50MHz(clock50MHz),
        .inReset(~inReset),
        .outClock(clock25MHz)
    );

    vga_hCounterComp #(.a(10'd96), .b(10'd48), .c(10'd640), .d(10'd16)) hSyncCounter (
        .inClock(clock25MHz),
        .clock50MHz(clock50MHz),
        .inReset(~inReset),
        .signal(hSync),
        .displaySignal(hSignal)
    );

    clockDivBy2 syncDivider(
        .clock50MHz(hSync),
        .inReset(~inReset),
        .outClock(hClock)
    );

    vga_vCounterComp #(.a(10'd2), .b(10'd33), .c(10'd480), .d(10'd10)) vSyncCounter (
        .inClock(hClock),
        .clock50MHz(clock50MHz),
        .inReset(~inReset),
        .signal(vSync),
        .displaySignal(vSignal)
    );

    vga_displayMux display (
        .select(hSignal & vSignal),
        .inRed(redCount),
        .inGreen(greenCount),
        .inBlue(blueCount),
        .outRed(outRed),
        .outGreen(outGreen),
        .outBlue(outBlue)
    );

endmodule

```

6.1.5 VGA hCounterComp

```
module vga_hCounterComp #(parameter a = 10, b = 10, c = 10, d = 10)
    (input inClock,
     input clock50MHz,
     input inReset,
     output signal,
     output displaySignal);

    logic [9:0] currentCount;

    vga_counter #(.N(10)) count1 (
        .clk(inClock),
        .reset(cntReset | inReset),
        .q(currentCount)
    );

    vga_comparator #(.N(10)) aTob (
        .a(currentCount),
        .b(a),
        .gte(signal)
    );

    vga_comparator #(.N(10)) bToC (
        .a(currentCount),
        .b(a + b),
        .gte(displ)
    );

    vga_comparator #(.N(10)) cToD (
        .a(currentCount),
        .b(a + b + c),
        .lt(displ2)
    );

    vga_comparator #(.N(10)) reset (
        .a(currentCount),
        .b(a + b + c + d),
        .eq(compSignal)
    );

    vga_synchronizer sync1 (
        .clk(clock50MHz),
        .d(compSignal),
        .q(cntReset)
    );

    assign displaySignal = displ & displ2;

endmodule
```

6.1.6 VGA vCounterComp

```
module vga_vCounterComp #(parameter a = 10, b = 10, c = 10, d = 10)
    (input inClock,
     input clock50MHz,
     input inReset,
     output signal,
     output displaySignal);
```

```

    logic [9:0] currentCount;

    vga_counter #(.N(10)) count1 (
        .clk(inClock),
        .reset(cntReset | inReset),
        .q(currentCount)
    );

    vga_comparator #(.N(10)) aToB (
        .a(currentCount),
        .b(a),
        .gte(signal)
    );

    vga_comparator #(.N(10)) bToC (
        .a(currentCount),
        .b(a + b),
        .gte(displ)
    );

    vga_comparator #(.N(10)) cToD (
        .a(currentCount),
        .b(a + b + c),
        .lt(displ2)
    );

    vga_comparator #(.N(10)) reset (
        .a(currentCount),
        .b(a + b + c + d),
        .eq(compSignal)
    );

    vga_synchronizer sync1 (
        .clk(clock50MHz),
        .d(compSignal),
        .q(cntReset)
    );

    assign displaySignal = displ & displ2;

endmodule

```

6.1.7 VGA counter

```

module vga_counter #(parameter N = 4)
    (input logic clk,
     input logic reset,
     output logic [N-1:0] q);

    always_ff @(posedge clk, posedge reset) begin
        if (reset)      q <= 0;
        else             q <= q + 1;
    end

endmodule

```

6.1.8 VGA displayMux

```
module vga_counter #(parameter N = 4)
    (input logic clk,
     input logic reset,
     output logic [N-1:0] q);

    always_ff @(posedge clk, posedge reset) begin
        if (reset)      q <= 0;
        else             q <= q + 1;
    end

endmodule
```

6.1.9 VGA comparator

```
module vga_comparator #(parameter N = 1)
    (input logic [N-1:0] a, b,
     output logic eq, neq, lt, lte, gt, gte);

    assign eq      = (a == b);
    assign neq     = (a != b);
    assign lt      = (a < b);
    assign lte     = (a <= b);
    assign gt      = (a > b);
    assign gte     = (a >= b);

endmodule
```

6.1.10 VGA synchronizer

```
module vga_synchronizer
    (input logic clk,
     input logic d,
     output logic q);

    logic n1;

    always_ff @(posedge clk)
        begin
            n1 <= d;
            q <= n1;
        end

endmodule
```

6.1.11 clockDivBy2

```
module clockDivBy2
    (input clock50MHz,
     input inReset,
     output reg outClock);

    always @(posedge clock50MHz) begin
        if (inReset)
            outClock <= 1'b0;
        else
            outClock <= ~outClock;
    end

end
```

endmodule

6.2 Simulation Results

6.2.1 NES Controller Reader




Figure 6: "Button Mashing" on the NES

At first, I wanted to test the NES controller reader by just simulating a bunch of random inputs as seen in Figure 6. I remembered the NES game CONTRA had a cheat code that involved most of the controller's buttons (all but SELECT). The "Contra Code" was then simulated with the following ModelSim macro code.



Figure 7: CONTRA screenshot




Figure 8: Simulating the "Contra Code"


```

force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    1 {80 ps} , 0 {100 ps} , 0 {120 ps} , 0 {140 ps} #up
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 1 {100 ps} , 0 {120 ps} , 0 {140 ps} #down
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    1 {80 ps} , 0 {100 ps} , 0 {120 ps} , 0 {140 ps} #up
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 1 {100 ps} , 0 {120 ps} , 0 {140 ps} #down
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 1 {120 ps} , 0 {140 ps} #left
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 0 {120 ps} , 1 {140 ps} #right
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 1 {120 ps} , 0 {140 ps} #left
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 0 {120 ps} , 1 {140 ps} #right
force -freeze sim:/NesReader/dataYellow 0 0, 1 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 0 {120 ps} , 0 {140 ps} #b
force -freeze sim:/NesReader/dataYellow 1 0, 0 {20 ps} , 0 {40 ps} , 0 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 0 {120 ps} , 0 {140 ps} #a
force -freeze sim:/NesReader/dataYellow 0 0, 0 {20 ps} , 0 {40 ps} , 1 {60 ps} ,
    0 {80 ps} , 0 {100 ps} , 0 {120 ps} , 0 {140 ps} start

```

6.2.2 Square Wave Generator

Our square wave generator module works by receiving a 3-bit data bus and outputs successive octaves of a music note. This module was simply tested by simulating various data inputs on the 3-bit bus. This is pictured in figure 9.




Figure 9: Simulating button inputs to control the square wave oscillator

6.2.3 VGA Output




Figure 10: Simulating inputs to the VGA output

Do File:

```

add wave -position insertpoint sim:/periodTime/*
force -freeze sim:/periodTime/clk 1 0, 0 {5 ps} -r 10

```

```

force -freeze sim:/periodTime/data 00010101 0
run
force -freeze sim:/periodTime/data 0000011111 0
run
force -freeze sim:/periodTime/data 1111111111 0
run
force -freeze sim:/periodTime/data 0000011111 0
run
force -freeze sim:/periodTime/data 0000000111 0
run
force -freeze sim:/periodTime/data 0000100111 0
run

```

6.2.4 VGA hCounterComp




Figure 11: Simulating inputs to the VGA hCounterComp. For this simulation, the range from 20 to 30 is the display range

Do File:

```

add wave inClock
add wave clock50MHz
add wave inReset
add wave signal
add wave displaySignal
add wave currentCount
force -drive inClock -r 50 0 0, 1 25
force -drive clock50MHz -r 10 0 0, 1 5
force -deposit inReset 1
run
force -deposit inReset 0
run

```

6.2.5 VGA vCounterComp




Figure 12: Simulating inputs to the VGA vCounterComp. For this simulation, the range from 20 to 30 is the display range

Do File:

```

add wave inClock
add wave clock50MHz
add wave inReset
add wave signal
add wave displaySignal
add wave currentCount

```

```

force -drive inClock -r 50 0 0, 1 25
force -drive clock50MHz -r 10 0 0, 1 5
force -deposit inReset 1
run
force -deposit inReset 0
run

```

6.2.6 VGA counter




Figure 13: Simulating inputs to the VGA counter

Do File:

```

add wave clk
add wave reset
add wave q
force -drive clk -r 100 0 0, 1 50
force -deposit reset 1
run
force -deposit reset 0
run

```

6.2.7 VGA displayMux




Figure 14: Simulating inputs to the VGA displayMux

Do File:

```

add wave select
add wave inRed
add wave inGreen
add wave inBlue
add wave outRed
add wave outGreen
add wave outBlue
force -deposit inRed 4'b0011
force -deposit inGreen 4'b1010
force -deposit inBlue 4'b1100
force -deposit select 0
run
force -deposit select 1
run
force -deposit select 0
run

```

6.2.8 VGA comparator




Figure 15: Simulating inputs to the VGA comparator

Do file:

```
add wave a
add wave b
add wave eq
add wave neq
add wave gt
add wave gte
add wave lt
add wave lte
```

```
force -deposit a 0
force -deposit b 0
run
force -deposit a 1
run
force -deposit b 1
run
force -deposit a 0
run
force -deposit b 0
run
```

6.2.9 VGA synchronizer




Figure 16: Simulating inputs to the VGA synchronizer module

Do File:

```
add wave clk
add wave d
add wave q
force -drive clk -r 200 0 0, 1 100
force -deposit d 0
run
force -deposit d 1
run
```

6.2.10 clockDivBy2




Figure 17: Simulating inputs to the clockDivBy2 module

Do File:

```
add wave clock50MHz
add wave inReset
add wave outClock
force -drive clock50MHz -r 100 0 0, 1 50
force -deposit inReset 0
run
force -deposit inReset 1
run
force -deposit inReset 0
run
```