

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

SH-4A

Extended Functions
Software Manual

Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are they are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

5. Reading from/Writing to Reserved Bit of Each Register

Note: Treat the reserved bit of register used in each module as follows except in cases where the specifications for values which are read from or written to the bit are provided in the description.

The bit is always read as 0. The write value should be 0 or one, which has been read immediately before writing.

Writing the value, which has been read immediately before writing has the advantage of preventing the bit from being affected on its extended function when the function is assigned.



Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. Description of Instruction
- 8. List of Registers
- 9. Appendix
- 10. Index

Preface

SH-4A-based products contain either of two variants of the SH-4A microprocessor: one with and one without extended functions.

- (1) SH-4A without extended functions: The SH-4A whose VER bits in the processor version register (PVR) hold H'20.
- (2) SH-4A with extended functions: The SH-4A whose VER bits in the processor version register (PVR) hold H'30 or greater.

This manual provides functional description of the SH-4A microprocessors that have extended functions. For the SH-4A microprocessors without extended functions, see "SH-4A Software Manual".

In this manual, the products containing SH-4A with extended functions is simply referred to as "SH-4A" while the products containing SH-4A without extended functions is referred to as "SH-4A with H'20-valued VET bits in the processor version register (PVR)" or "SH-4A (PVR.VER = H'20)".

Target Users: This manual was written for users who will be using the SH-4A in the design of application systems. Users of this manual are expected to understand the fundamentals of electrical circuits, logical circuits, microcomputers, and assembly/C languages programming.

Objective: This manual was written to understand the instructions of the SH-4A. For the hardware functions, refer to corresponding hardware manual.

Notes on reading this manual:

- In order to understand the overall functions of the chip
 Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, and instructions.
- In order to understand the instructions

 The instruction format and basic operation are explained in section 3, Instruction Set. For details on each instruction operation, read section 11, Instruction Descriptions.



Rules: Register name: The following notation is used for cases when the same or a

similar function, e.g. serial communication, is implemented

on more than one channel:

XXX_N (XXX is the register name and N is the channel

number)

Bit order: The MSB is on the left and the LSB is on the right.

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is xxxx.

Signal notation: An overbar is added to a low-active signal: \overline{xxxx}

Related Manuals: The latest versions of all related manuals are available from our web site.

Please ensure you have the latest versions of all documents you require.

http://www.renesas.com/

Abbreviations

ALU Arithmetic Logic Unit
ASID Address Space Identifier
CPU Central Processing Unit
FPU Floating Point Unit

ITLB Instruction Translation Look aside Buffer

LRU Least Recently Used LSB Least Significant Bit

MMU Memory Management Unit

MSB Most Significant Bit PC Program Counter

PMB Privileged space Mapping Buffer RISC Reduced Instruction Set Computer TLB Translation Lookaside Buffer

UBC User Break Controller

UTLB Unified Translation Look aside Buffer



Contents

Sec	tion 1 Overview	1
1.1	Features	1
1.2	Block Diagram	6
1.3	SH-4A Extended Functions	7
1.4	Changes from SH-4 to SH-4A (PVR.VER = H'20)	9
Sec	tion 2 Programming Model	13
2.1	Data Formats	
2.2	Register Descriptions	14
	2.2.1 Privileged Mode and Banks	14
	2.2.2 General Registers	
	2.2.3 Floating-Point Registers	
	2.2.4 Control Registers	21
	2.2.5 System Registers	
2.3	Memory-Mapped Registers	
2.4	Data Formats in Registers	
2.5	Data Formats in Memory	
2.6	Processing States	
2.7	Usage Notes	
	2.7.1 Notes on Self-Modifying Code	
Sec	tion 3 Instruction Set	33
3.1	Execution Environment	33
3.2	Addressing Modes	
3.3	Instruction Set	
Sec	tion 4 Pipelining	53
4.1	Pipelines	53
4.2	Parallel-Executability	
4.3	Issue Rates and Execution Cycles	
Sec	tion 5 Exception Handling	77
5.1	Summary of Exception Handling	
5.2	Register Descriptions	
	5.2.1 TRAPA Exception Register (TRA)	
	5.2.2 Exception Event Register (EXPEVT)	

	5.2.3	Interrupt Event Register (INTEVT)	80
	5.2.4	Non-Support Detection Exception Register (EXPMASK)	81
5.3	Excep	tion Handling Functions	83
	5.3.1	Exception Handling Flow	83
	5.3.2	Exception Handling Vector Addresses	83
5.4	Excep	tion Types and Priorities	84
5.5	Excep	tion Flow	86
	5.5.1	Exception Flow	86
	5.5.2	Exception Source Acceptance	88
	5.5.3	Exception Requests and BL Bit	89
	5.5.4	Return from Exception Handling	89
5.6	Descr	iption of Exceptions	90
	5.6.1	Resets	90
	5.6.2	General Exceptions	92
	5.6.3	Interrupts	108
	5.6.4	Priority Order with Multiple Exceptions	109
5.7	Usage	Notes	111
		Floating-Point Unit (FPU)	
6.1	Featur	res	113
6.2	Data I	Formats	114
	6.2.1	Floating-Point Format	114
	6.2.2	Non-Numbers (NaN)	
	6.2.3	Denormalized Numbers	118
6.3	Regis	er Descriptions	
	6.3.1	Floating-Point Registers	119
	6.3.2	Floating-Point Status/Control Register (FPSCR)	121
	6.3.3	Floating-Point Communication Register (FPUL)	124
6.4	Round	ling	125
6.5	Floati	ng-Point Exceptions	
	6.5.1	General FPU Disable Exceptions and Slot FPU Disable Exceptions	126
	6.5.2	FPU Exception Sources	126
	6.5.3	FPU Exception Handling	127
6.6	Graph	ics Support Functions	128
	6.6.1	Geometric Operation Instructions	128
	6.6.2	Pair Single-Precision Data Transfer	129
Secti	on 7	Memory Management Unit (MMU)	
7.1	Overv	iew of MMU	132
	7.1.1	Address Spaces	134

7.2	Regist	ter Descriptions	140
	7.2.1	Page Table Entry High Register (PTEH)	141
	7.2.2	Page Table Entry Low Register (PTEL)	142
	7.2.3	Translation Table Base Register (TTB)	143
	7.2.4	TLB Exception Address Register (TEA)	144
	7.2.5	MMU Control Register (MMUCR)	144
	7.2.6	Page Table Entry Assistance Register (PTEA)	148
	7.2.7	Physical Address Space Control Register (PASCR)	148
	7.2.8	Instruction Re-Fetch Inhibit Control Register (IRMCR)	150
7.3	TLB F	Functions (TLB Compatible Mode; MMUCR.ME = 0)	152
	7.3.1	Unified TLB (UTLB) Configuration	152
	7.3.2	Instruction TLB (ITLB) Configuration	155
	7.3.3	Address Translation Method	
7.4	TLB I	Functions (TLB Extended Mode; MMUCR.ME = 1)	
	7.4.1	Unified TLB (UTLB) Configuration	
	7.4.2	Instruction TLB (ITLB) Configuration	
	7.4.3	Address Translation Method	
7.5	MMU	Functions	
	7.5.1	MMU Hardware Management	
	7.5.2	MMU Software Management	
	7.5.3	MMU Instruction (LDTLB)	
	7.5.4	Hardware ITLB Miss Handling	
	7.5.5	Avoiding Synonym Problems	
7.6	MMU	Exceptions	
	7.6.1	Instruction TLB Multiple Hit Exception	
	7.6.2	Instruction TLB Miss Exception	
	7.6.3	Instruction TLB Protection Violation Exception	
	7.6.4	Data TLB Multiple Hit Exception	
	7.6.5	Data TLB Miss Exception	
	7.6.6	Data TLB Protection Violation Exception	
	7.6.7	Initial Page Write Exception	
7.7	Memo	ory-Mapped TLB Configuration	
	7.7.1	ITLB Address Array	
	7.7.2	ITLB Data Array (TLB Compatible Mode)	
	7.7.3	ITLB Data Array (TLB Extended Mode)	
	7.7.4	UTLB Address Array	
	7.7.5	UTLB Data Array (TLB Compatible Mode)	
	7.7.6	UTLB Data Array (TLB Extended Mode)	
7.8	32-Bit	t Address Extended Mode	
	7.8.1	Overview of 32-Bit Address Extended Mode	189



	7.8.2	Transition to 32-Bit Address Extended Mode	189
	7.8.3	Privileged Space Mapping Buffer (PMB) Configuration	
	7.8.4	PMB Function	
	7.8.5	Memory-Mapped PMB Configuration	
	7.8.6	Notes on Using 32-Bit Address Extended Mode	
7.9		Boot Function	
	7.9.1	Initial Entries to PMB	
	7.9.2	Notes on 32-Bit Boot	
7.10	Usage	Notes	
	_	Note on Using LDTLB Instruction	
Sect	ion 8	Caches	201
8.1		res	
8.2		ter Descriptions	
	8.2.1	Cache Control Register (CCR)	
	8.2.2	Queue Address Control Register 0 (QACR0)	
	8.2.3	Queue Address Control Register 1 (QACR1)	
	8.2.4	On-Chip Memory Control Register (RAMCR)	
8.3	Opera	nd Cache Operation	213
	8.3.1	Read Operation	
	8.3.2	Prefetch Operation	214
	8.3.3	Write Operation	215
	8.3.4	Write-Back Buffer	216
	8.3.5	Write-Through Buffer	216
	8.3.6	OC Two-Way Mode	217
8.4	Instru	ction Cache Operation	
	8.4.1	Read Operation	218
	8.4.2	Prefetch Operation	218
	8.4.3	IC Two-Way Mode	219
	8.4.4	Instruction Cache Way Prediction Operation	219
8.5	Cache	Operation Instruction	220
	8.5.1	Coherency between Cache and External Memory	220
	8.5.2	Prefetch Operation	222
8.6	Memo	ory-Mapped Cache Configuration	223
	8.6.1	IC Address Array	223
	8.6.2	IC Data Array	225
	8.6.3	OC Address Array	225
	8.6.4	OC Data Array	227
	8.6.5	Memory-Mapped Cache Associative Write Operation	228
8.7	Store	Queues	229

	8.7.1	SQ Configuration	229
	8.7.2	Writing to SQ	229
	8.7.3	Transfer to External Memory	230
	8.7.4	Determination of SQ Access Exception	231
	8.7.5	Reading from SQ	
8.8	Notes of	on Using 32-Bit Address Extended Mode	
Sect	ion 9	On-Chip Memory	233
9.1		28	
9.2	Registe	er Descriptions	237
	9.2.1	On-Chip Memory Control Register (RAMCR)	238
	9.2.2	OL memory Transfer Source Address Register 0 (LSA0)	239
	9.2.3	OL memory Transfer Source Address Register 1 (LSA1)	
	9.2.4	OL memory Transfer Destination Address Register 0 (LDA0)	243
	9.2.5	OL memory Transfer Destination Address Register 1 (LDA1)	245
9.3	Operat	ion	247
	9.3.1	Instruction Fetch Access from the CPU	247
	9.3.2	Operand Access from the CPU and Access from the FPU	247
	9.3.3	Access from the SuperHyway Bus Master Module	248
	9.3.4	OL Memory Block Transfer	248
9.4	On-Ch	ip Memory Protective Functions	251
9.5	Usage	Notes	252
	9.5.1	Page Conflict	252
	9.5.2	Access Across Different Pages	252
	9.5.3	On-Chip Memory Coherency	252
	9.5.4	Sleep Mode	253
9.6	Note of	n Using 32-Bit Address Extended Mode	253
Sect	ion 10	User Break Controller (UBC)	255
10.1	Feature	28	255
10.2	Registe	er Descriptions	257
	10.2.1	Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)	259
	10.2.2	Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)	265
	10.2.3	Match Address Setting Registers 0 and 1 (CAR0 and CAR1)	267
	10.2.4	Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)	268
		Match Data Setting Register 1 (CDR1)	
	10.2.6	Match Data Mask Setting Register 1 (CDMR1)	271
	10.2.7	Execution Count Break Register 1 (CETR1)	272
		Channel Match Flag Register (CCMFR)	
		Break Control Register (CBCR)	274



10.3	Operat	ion Description	275
	10.3.1	Definition of Words Related to Accesses	275
	10.3.2	User Break Operation Sequence	275
	10.3.3	Instruction Fetch Cycle Break	276
	10.3.4	Operand Access Cycle Break	278
	10.3.5	Sequential Break	279
	10.3.6	Program Counter Value to be Saved	281
10.4	User B	reak Debugging Support Function	282
10.5	User B	reak Examples	284
10.6	Usage	Notes	288
Sect	ion 11	Instruction Descriptions	291
11.1	CPU Ir	nstructions	292
	11.1.1	ADD (Add binary): Arithmetic Instruction	294
	11.1.2	ADDC (Add with Carry): Arithmetic Instruction	296
	11.1.3	ADDV (Add with (V flag) Overflow Check): Arithmetic Instruction	297
	11.1.4	AND (AND Logical): Logical Instruction	299
	11.1.5	BF (Branch if False): Branch Instruction	301
	11.1.6	BF/S (Branch if False with Delay Slot): Branch Instruction	303
	11.1.7	BRA (Branch): Branch Instruction	305
	11.1.8	BRAF (Branch Far): Branch Instruction (Delayed Branch Instruction)	307
	11.1.9	BT (Branch if True): Branch Instruction	308
	11.1.10	BT/S (Branch if True with Delay Slot): Branch Instruction	310
	11.1.11	CLRMAC (Clear MAC Register): System Control Instruction	312
	11.1.12	2 CLRS (Clear S Bit): System Control Instruction	313
		CLRT (Clear T Bit): System Control Instruction	
	11.1.14	CMP/cond (Compare Conditionally): Arithmetic Instruction	315
	11.1.15	5 DIV0S (Divide (Step 0) as Signed): Arithmetic Instruction	319
		5 DIV0U (Divide (Step 0) as Unsigned): Arithmetic Instruction	
	11.1.17	DIV1 (Divide 1 Step): Arithmetic Instruction	321
	11.1.18	B DMULS.L (Double-length Multiply as Signed): Arithmetic Instruction	326
		DMULU.L (Double-length Multiply as Unsigned): Arithmetic Instruction	
	11.1.20	DT (Decrement and Test): Arithmetic Instruction	330
		EXTS (Extend as Signed): Arithmetic Instruction	
		EXTU (Extend as Unsigned): Arithmetic Instruction	
		ICBI (Instruction Cache Block Invalidate): Data Transfer Instruction	
		JMP (Jump): Branch Instruction	
		5 LDC (Load to Control Register): System Control Instruction	
	11.1.26	LDS (Load to System Register): System Control Instruction	342

11.1.27 LDTLB (Load PTEH/PTEL to TLB): System Control histraction	
(Privileged Instruction)	344
11.1.28 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction	346
11.1.29 MAC.W (Multiply and Accumulate Word): Arithmetic Instruction	350
11.1.30 MOV (Move data): Data Transfer Instruction	353
11.1.31 MOV (Move Constant Value): Data Transfer Instruction	359
11.1.32 MOV (Move Global Data): Data Transfer Instruction	362
11.1.33 MOV (Move Structure Data): Data Transfer Instruction	365
11.1.34 MOVA (Move Effective Address): Data Transfer Instruction	369
11.1.35 MOVCA.L (Move with Cache Block Allocation): Data Transfer Instruction	371
11.1.36 MOVCO (Move Conditional): Data Transfer Instruction	372
11.1.37 MOVLI (Move Linked): Data Transfer Instruction	374
11.1.38 MOVT (Move T Bit): Data Transfer Instruction	
11.1.39 MOVUA (Move Unaligned): Data Transfer Instruction	377
11.1.40 MUL.L (Multiply Long): Arithmetic Instruction	379
11.1.41 MULS.W (Multiply as Signed Word): Arithmetic Instruction	380
11.1.42 MULU.W (Multiply as Unsigned Word): Arithmetic Instruction	381
11.1.43 NEG (Negate): Arithmetic Instruction	382
11.1.44 NEGC (Negate with Carry): Arithmetic Instruction	383
11.1.45 NOP (No Operation): System Control Instruction	384
11.1.46 NOT (Not-logical Complement): Logical Instruction	385
11.1.47 OCBI (Operand Cache Block Invalidate): Data Transfer Instruction	386
11.1.48 OCBP (Operand Cache Block Purge): Data Transfer Instruction	387
11.1.49 OCBWB (Operand Cache Block Write Back): Data Transfer Instruction	388
11.1.50 OR (OR Logical): Logical Instruction	389
11.1.51 PREF (Prefetch Data to Cache): Data Transfer Instruction	391
11.1.52 PREFI (Prefetch Instruction Cache Block): Data Transfer Instruction	394
11.1.53 ROTCL (Rotate with Carry Left): Shift Instruction	
11.1.54 ROTCR (Rotate with Carry Right): Shift Instruction	398
11.1.55 ROTL (Rotate Left): Shift Instruction	399
11.1.56 ROTR (Rotate Right): Shift Instruction	400
11.1.57 RTE (Return from Exception): System Control Instruction	401
11.1.58 RTS (Return from Subroutine): Branch Instruction	
11.1.59 SETS (Set S Bit): System Control Instruction	405
11.1.60 SETT (Set T Bit): System Control Instruction	406
11.1.61 SHAD (Shift Arithmetic Dynamically): Shift Instruction	
11.1.62 SHAL (Shift Arithmetic Left): Shift Instruction	409
11.1.63 SHAR (Shift Arithmetic Right): Shift Instruction	
11.1.64 SHLD (Shift Logical Dynamically): Shift Instruction	411
11.1.65 SHLL (Shift Logical Left): Shift Instruction	413

	11.1.66	SHLLn (n bits Shift Logical Left): Shift Instruction	414
	11.1.67	SHLR (Shift Logical Right): Shift Instruction	416
	11.1.68	SHLRn (n bits Shift Logical Right): Shift Instruction	417
	11.1.69	SLEEP (Sleep): System Control Instruction (Privileged Instruction)	419
	11.1.70	STC (Store Control Register): System Control Instruction	
		(Privileged Instruction)	420
	11.1.71	STS (Store System Register): System Control Instruction	425
	11.1.72	2 SUB (Subtract Binary): Arithmetic Instruction	427
	11.1.73	SUBC (Subtract with Carry): Arithmetic Instruction	428
	11.1.74	SUBV (Subtract with (V flag) Underflow Check): Arithmetic Instruction	429
	11.1.75	5 SWAP (Swap Register Halves): Data Transfer Instruction	431
	11.1.76	SYNCO (Synchronize Data Operation): Data Transfer Instruction	433
	11.1.77	7 TAS (Test And Set): Logical Instruction	434
	11.1.78	3 TRAPA (Trap Always): System Control Instruction	436
	11.1.79	TST (Test Logical): Logical Instruction	438
		XOR (Exclusive OR Logical): Logical Instruction	
	11.1.81	XTRCT (Extract): Data Transfer Instruction	442
11.2	CPU In	nstructions (FPU Related)	443
	11.2.1	BSR (Branch to Subroutine): Branch Instruction	
		(Delayed Branch Instruction)	443
	11.2.2	BSRF (Branch to Subroutine Far): Branch Instruction	
		(Delayed Branch Instruction)	
	11.2.3	JSR (Jump to Subroutine): Branch Instruction (Delayed Branch Instruction)	447
	11.2.4	LDC (Load to Control Register): System Control Instruction	
		(Privileged Instruction)	
	11.2.5	LDS (Load to FPU System register): System Control Instruction	450
	11.2.6	STC (Store Control Register): System Control Instruction	
		(Privileged Instruction)	
	11.2.7	STS (Store from FPU System Register): System Control Instruction	453
11.3		struction	
		FABS (Floating-point Absolute Value): Floating-Point Instruction	
		FADD (Floating-point ADD): Floating-Point Instruction	
	11.3.3	FCMP (Floating-point Compare): Floating-Point Instruction	471
	11.3.4	FCNVDS (Floating-point Convert Double to Single Precision):	
		Floating-Point Instruction	475
	11.3.5	FCNVSD (Floating-point Convert Single to Double Precision):	
		Floating-Point Instruction	
		FDIV (Floating-point Divide): Floating-Point Instruction	
	11.3.7	FIPR (Floating-point Inner Product): Floating-Point Instruction	
	11.3.8	FLDI0 (Floating-point Load Immediate 0.0): Floating-Point Instruction	486

	11.3.9 FLDI1 (Floating-point Load Immediate 1.0): Floating-Point Instruction	487
	11.3.10 FLDS (Floating-point Load to System register): Floating-Point Instruction	488
	11.3.11 FLOAT (Floating-point Convert from Integer): Floating-Point Instruction	489
	11.3.12 FMAC (Floating-point Multiply and Accumulate):	
	Floating-Point Instruction	491
	11.3.13 FMOV (Floating-point Move): Floating-Point Instruction	497
	11.3.14 FMOV (Floating-point Move Extension): Floating-Point Instruction	501
	11.3.15 FMUL (Floating-point Multiply): Floating-Point Instruction	504
	11.3.16 FNEG (Floating-point Negate Value): Floating-Point Instruction	507
	11.3.17 FPCHG (Pr-bit Change): Floating-Point Instruction	508
	11.3.18 FRCHG (FR-bit Change): Floating-Point Instruction	509
	11.3.19 FSCA (Floating Point Sine And Cosine Approximate):	
	Floating-Point Instruction	510
	11.3.20 FSCHG (Sz-bit Change): Floating-Point Instruction	512
	11.3.21 FSQRT (Floating-point Square Root): Floating-Point Instruction	513
	11.3.22 FSRRA (Floating Point Square Reciprocal Approximate):	
	Floating-Point Instruction	516
	11.3.23 FSTS (Floating-point Store System Register): Floating-Point Instruction	518
	11.3.24 FSUB (Floating-point Subtract): Floating-Point Instruction	519
	11.3.25 FTRC (Floating-point Truncate and Convert to integer):	
	Floating-Point Instruction	522
	11.3.26 FTRV (Floating-point Transform Vector): Floating-Point Instruction	525
Secti	ion 12 List of Registers	529
2.1	Register Addresses	
	(by Functional Module, in Order of the Corresponding Section Numbers)	530
2.2	Register States in Each Operating Mode	
Appe	endix	535
١.	CPU Operation Mode Register (CPUOPM)	
3.	Instruction Prefetching and Its Side Effects	
C.	Speculative Execution for Subroutine Return	
).	Version Registers (PVR, PRR)	
Mair	n Revisions for This Edition	541
nde	v	547



Figures

Section 1	Overview	
Figure 1.1	Block Diagram	6
Section 2	Programming Model	
Figure 2.1	Data Formats	13
Figure 2.2	CPU Register Configuration in Each Processing Mode	17
Figure 2.3	General Registers	18
Figure 2.4	Floating-Point Registers	20
Figure 2.5	Relationship between SZ bit and Endian	26
Figure 2.6	Formats of Byte Data and Word Data in Register	28
Figure 2.7	Data Formats in Memory	29
Figure 2.8	Processing State Transitions	30
	Pipelining	
Figure 4.1	Basic Pipelines	53
Figure 4.2	Instruction Execution Patterns (1)	55
Figure 4.2	Instruction Execution Patterns (2)	56
Figure 4.2	Instruction Execution Patterns (3)	57
Figure 4.2	Instruction Execution Patterns (4)	58
Figure 4.2	Instruction Execution Patterns (5)	59
Figure 4.2	Instruction Execution Patterns (6)	60
Figure 4.2	Instruction Execution Patterns (7)	61
	Instruction Execution Patterns (8)	
Figure 4.2	Instruction Execution Patterns (9)	63
Section 5	Exception Handling	
Figure 5.1	Instruction Execution and Exception Handling	87
Figure 5.2	Example of General Exception Acceptance Order	88
Section 6	Floating-Point Unit (FPU)	
Figure 6.1	Format of Single-Precision Floating-Point Number	114
Figure 6.2	Format of Double-Precision Floating-Point Number	114
Figure 6.3	Single-Precision NaN Bit Pattern	117
Figure 6.4	Floating-Point Registers	120
Figure 6.5	Relation between SZ Bit and Endian	123
Section 7	Memory Management Unit (MMU)	
C	Role of MMU	
Figure 7.2	Virtual Address Space (AT in MMUCR= 0)	134
Figure 7.3	Virtual Address Space (AT in MMUCR= 1)	135

Figure 7.4	P4 Area	136
Figure 7.5	Physical Address Space	138
Figure 7.6	UTLB Configuration (TLB Compatible Mode)	152
Figure 7.7	Relationship between Page Size and Address Format (TLB Compatible Mode)	154
Figure 7.8	ITLB Configuration (TLB Compatible Mode)	155
Figure 7.9	Flowchart of Memory Access Using UTLB (TLB Compatible Mode)	156
Figure 7.10	Flowchart of Memory Access Using ITLB (TLB Compatible Mode)	157
Figure 7.11	UTLB Configuration (TLB Extended Mode)	158
Figure 7.12	Relationship between Page Size and Address Format (TLB Extended Mode)	161
Figure 7.13	ITLB Configuration (TLB Extended Mode)	161
Figure 7.14	Flowchart of Memory Access Using UTLB (TLB Extended Mode)	163
Figure 7.15	Flowchart of Memory Access Using ITLB (TLB Extended Mode)	164
Figure 7.16	Operation of LDTLB Instruction (TLB Compatible Mode)	167
Figure 7.17	Operation of LDTLB Instruction (TLB Extended Mode)	168
Figure 7.18	Memory-Mapped ITLB Address Array	180
Figure 7.19	• • • • • • • • • • • • • • • • • • • •	
Figure 7.20	Memory-Mapped ITLB Data Array 1 (TLB Extended Mode)	182
Figure 7.21	* 11	
Figure 7.22	Memory-Mapped UTLB Address Array	185
Figure 7.23		
Figure 7.24	Memory-Mapped UTLB Data Array 1 (TLB Extended Mode)	186
Figure 7.25	Memory-Mapped UTLB Data Array 2 (TLB Extended Mode)	187
Figure 7.26	Physical Address Space (32-Bit Address Extended Mode)	188
Figure 7.27		
Figure 7.28	Memory-Mapped PMB Address Array	193
Figure 7.29	Memory-Mapped PMB Data Array	193
Section 8	Caches	
Figure 8.1	Configuration of Operand Cache (Cache size = 32 Kbytes)	203
Figure 8.2	Configuration of Instruction Cache (Cache size = 32 Kbytes)	204
Figure 8.3	Configuration of Write-Back Buffer	216
Figure 8.4	Configuration of Write-Through Buffer	216
Figure 8.5	Memory-Mapped IC Address Array (Cache size = 32 Kbytes)	224
Figure 8.6	Memory-Mapped IC Data Array (Cache size = 32 Kbytes)	225
Figure 8.7	Memory-Mapped OC Address Array (Cache size = 32 Kbytes)	
Figure 8.8	Memory-Mapped OC Data Array (Cache size = 32 Kbytes)	
Figure 8.9	Store Queue Configuration	229
	User Break Controller (UBC)	
Figure 10.1	Block Diagram of UBC	256
Figure 10.2	Flowchart of User Break Debugging Support Function	283



Appendix	
Figure B.1	Instruction Prefetch

Tables

Section 1	Overview	
Table 1.1	Features	2
Table 1.2	SH-4A Extended Functions (PVR.VER = H'30)	7
Table 1.3	Changes from SH-4 to SH-4A (PVR.VER = H'20)	9
Section 2	Programming Model	
Table 2.1	Initial Register Values	16
Table 2.2	Bit Allocation for FPU Exception Handling	26
Section 3	Instruction Set	
Table 3.1	Execution Order of Delayed Branch Instructions	34
Table 3.2	Addressing Modes and Effective Addresses	35
Table 3.3	Notation Used in Instruction List	40
Table 3.4	Fixed-Point Transfer Instructions	41
Table 3.5	Arithmetic Operation Instructions	
Table 3.6	Logic Operation Instructions	45
Table 3.7	Shift Instructions	46
Table 3.8	Branch Instructions	47
Table 3.9	System Control Instructions	47
Table 3.10	Floating-Point Single-Precision Instructions	50
Table 3.11	Floating-Point Double-Precision Instructions	51
Table 3.12	Floating-Point Control Instructions	52
Table 3.13	Floating-Point Graphics Acceleration Instructions	52
Section 4	Pipelining	
Table 4.1	Representations of Instruction Execution Patterns	54
Table 4.2	Instruction Groups	64
Table 4.3	Combination of Preceding and Following Instructions	66
Table 4.4	Issue Rates and Execution Cycles	68
Section 5	Exception Handling	
Table 5.1	Register Configuration	77
Table 5.2	States of Register in Each Operating Mode	78
Table 5.3	Exceptions	
Table 5.4	UTLB Protection Information (TLB Compatible Mode)	
Table 5.5	UTLB Protection Information (TLB Extended Mode)	
Table 5.6	ITLB Protection Information (TLB Compatible Mode)	97
Table 5.7	ITLB Protection Information (TLB Extended Mode)	97

RENESAS

Section 6	Floating-Point Unit (FPU)	
Table 6.1	Floating-Point Number Formats and Parameters	115
Table 6.2	Floating-Point Ranges	116
Table 6.3	Bit Allocation for FPU Exception Handling	124
Section 7	Memory Management Unit (MMU)	
Table 7.1	Register Configuration	140
Table 7.2	Register States in Each Processing State	140
Table 7.3	Cache Size and Countermeasure for Avoiding Synonym Problems	170
Section 8	Caches	
Table 8.1	Cache Features	201
Table 8.2	Store Queue Features	202
Table 8.3	Register Configuration	206
Table 8.4	Register States in Each Processing State	206
Section 9	On-Chip Memory	
Table 9.1	OL memory Addresses	233
Table 9.2	IL Memory Addresses	234
Table 9.3	U Memory Addresses	235
Table 9.4	Register Configuration	237
Table 9.5	Register States in Each Processing Mode	
Table 9.6	Protective Function Exceptions to Access On-Chip Memory	251
Section 10	User Break Controller (UBC)	
Table 10.1	Register Configuration	257
Table 10.2	Register Status in Each Processing State	258
Table 10.3	Settings for Match Data Setting Register	270
Table 10.4	Relation between Operand Sizes and Address Bits to be Compared	278
Appendix		
Table D.1	Register Configuration	539



Section 1 Overview

1.1 Features

The SH-4A is a 32-bit RISC (reduced instruction set computer) microprocessor that is upwardly compatible with the SH-1, SH-2, SH-3, and SH-4 microprocessors at the instruction set level. Its 16-bit fixed-length instruction set enables program code size to be reduced by almost 50% compared with 32-bit instructions.

[Scope of this manual and expressions for the different types of SH-4A microprocessors]

SH-4A-based products contain either of two variants of the SH-4A microprocessor: one with and one without extended functions.

- (1) SH-4A without extended functions: The SH-4A whose VER bits in the processor version register (PVR) hold H'20.
- (2) SH-4A with extended functions: The SH-4A whose VER bits in the processor version register (PVR) hold H'30 or greater.

This manual provides functional description of the SH-4A microprocessors that have extended functions. For the SH-4A microprocessors without extended functions, see "SH-4A Software Manual" or the hardware manual of the products that contain an SH-4A without extended functions.

In this manual, the products containing SH-4A with extended functions is simply referred to as "SH-4A" while the products containing SH-4A without extended functions is referred to as "SH-4A with H'20-valued VER bits in the processor version register (PVR)" or "SH-4A (PVR.VER = H'20)".

The features of the SH-4A are listed in table 1.1.

Table 1.1 Features

Tuble 1.1 Teatures

Item CPU

Features

- 32-bit internal data bus
- General-register files:
 - Sixteen 32-bit general registers (eight 32-bit shadow registers)
 - Seven 32-bit control registers

Renesas Technology original architecture

- Four 32-bit system registers
- RISC-type instruction set (upwardly compatible with the SH-1, SH-2, SH-3, and SH-4 microprocessors)
 - Instruction length: 16-bit fixed length for improved code efficiency
 - Load/store architecture
 - Delayed branch instructions
 - Instructions executed with conditions
 - Instruction set based on the C language
- Super scalar which executes two instructions simultaneously including the FPU
- Instruction execution time: Two instructions per cycle (max)
- Virtual address space: 4 Gbytes
- Address space identifier (ASID): 8 bits, 256 virtual address spaces
- On-chip multiplier
- · Eight-stage pipeline



Item **Features** Floatingpoint unit • On-chip floating-point coprocessor (FPU) Supports single-precision (32 bits) and double-precision (64 bits) Supports IEEE754-compliant data types and exceptions Two rounding modes: Round to Nearest and Round to Zero Handling of denormalized numbers: Truncation to zero or interrupt generation for IEEE754 compliance Floating-point registers: 32 bits \times 16 words \times 2 banks (single-precision \times 16 words or double-precision \times 8 words) \times 2 banks 32-bit CPU-FPU floating-point communication register (FPUL) Supports FMAC (multiply-and-accumulate) instruction Supports FDIV (divide) and FSQRT (square root) instructions Supports FLDI0/FLDI1 (load constant 0/1) instructions Instruction execution times — Latency (FADD/FSUB): 3 cycles (single-precision), 5 cycles (doubleprecision) Latency (FMAC/ FMUL): 5 cycles (single-precision), 7 cycles (doubleprecision) — Pitch (FADD/FSUB): 1 cycle (single-precision/double-precision) Pitch (FMAC/FMUL): 1 cvcle (single-precision), 3 cvcles (doubleprecision) Note: FMAC is supported for single-precision only. 3-D graphics instructions (single-precision only): 4-dimensional vector conversion and matrix operations (FTRV): 4 cycles (pitch), 8 cycles (latency) 4-dimensional vector (FIPR) inner product: 1 cycle (pitch), 5 cycles (latency) Ten-stage pipeline

Item	Features					
Memory management unit (MMU)	 4 Gbytes of physical address space, 256 address space identifiers (address space identifier ASID: 8 bits) Supports single virtual memory mode and multiple virtual memory mode Supports multiple page sizes: 1 Kbytes, 4 Kbytes, 8 Kbytes, 64 Kbytes, 256 Kbytes, 1 Mbytes, 4 Mbytes, or 64 Mbytes 4-entry full associative TLB for instructions 					
	64-entry full associative TLB for instructions and operands					
	Supports software selection of replacement method and random-counter replacement algorithms					
	Contents of TLB are directly accessible through address mapping					
	32-bit address extended mode					
	Note: For support/unsupport of the 32-bit address extended mode, see the hardware manual of the product.					
Cache memory	Instruction cache (IC)					
	 4-way set associative 					
	— 32-byte block length					
	Operand cache (OC)					
	 4-way set associative 					
	— 32-byte block length					
	 Selectable write method (copy-back or write-through) 					
	Store queue (32 bytes × 2 entries)					
	Note: For the size of instruction cache and operand cache, see the hardware manual of the product.					
IL memory	Three independent read/write ports					
(ILRAM)	 Instruction fetch access from the CPU 					
	 8-/16-/32-/64-bit operand access from the CPU 					
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally 					
	Note: For presence/absence and the size of IL memory, see the hardware manual of the product.					
OL memory	Three independent read/write ports					
(OLRAM)	 Instruction fetch access from the CPU 					
	 8-/16-/32-/64-bit operand access from the CPU 					
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally 					
	Note: For presence/absence and the size of OL memory, see the hardware manual of the product.					



Item	Features
U memory (URAM)	Three independent read/write ports
	 8-/16-/32-/64-bit cacheable operand access from the CPU or instruction fetch access from the CPU
	 8-/16-/32-/64-bit non-cacheable operand access from the CPU
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally
	Note: For presence/absence and the size of U memory, see the hardware manual of the product.

1.2 Block Diagram

Figure 1.1 shows an example of a block diagram of a SH-4A product.




Figure 1.1 Block Diagram

1.3 SH-4A Extended Functions

The SH-4A microprocessors with VER bits in the processor version register (PVR) hold H'30 or greater have upward compatibility with the SH-4A with H'20-valued VER bits.

The SH-4A microprocessors with VER bits hold H'30 or greater have the following extended functions added on to the functionality of the SH-4A with H'20-valued VER bits.

Table 1.2 SH-4A Extended Functions (PVR.VER = H'30)

Item	Features				
Instruction set	The LDTLB operation has been changed.				
Pipelining	A predecode (I3) stage has been added between the I2 stage and the ID stage.				
Exception handling • The non-support detection exception register (EXPMASK) has added.					
Memory	• Page sizes: 1, 4, 8, 64, or 256 Kbytes, 1, 4, or 64 Mbytes				
management unit (MMU)	Further functions for access-right checking have been added.				
(some items in this section added and changed)	 The PTEA register and the ME bit in the MMU control register have been newly added. 				
Caches	A low-power function (IC way prediction scheme) has been added.				
(some items in this section added and	 Functions of instructions for the operand cache manipulation (OCBI, OCBP, and OCBWB) have been added. 				
changed)	• A function for fixing to the 2-way set associative method has been added.				
IL memory	Three independent read/write ports				
(ILRAM)	 Instruction fetch access from the CPU 				
(section newly added)	 8-/16-/32-/64-bit operand access from the CPU 				
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally 				
OL memory (OLRAM)	 With the IL memory newly added, the L memory can be used as operand memory (OL memory). 				
(section name and	Three independent read/write ports				
some material in this section	 Instruction fetch access from the CPU 				
changed)	 8-/16-/32-/64-bit operand access from the CPU 				
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally 				

Item	Features
U memory	Three independent read/write ports
(URAM) (section newly	 8-/16-/32-/64-bit cacheable operand access from the CPU or instruction fetch access from the CPU
added)	 8-/16-/32-/64-bit non-cacheable operand access from the CPU
	 8-/16-/32-/64-bit or 16-/32-byte access requested externally



1.4 Changes from SH-4 to SH-4A (PVR.VER = H'20)

Table 1.3 summarizes the changes made to the SH-4 in the development of the SH-4A with H'20-valued VER bits in the processor version register (PVR) for each of the sections and sub-sections of the SH-4A Software Manual.

Table 1.3 Changes from SH-4 to SH-4A (PVR.VER = H'20)

Section No. and Name	Sub- section	Sub-section Name	Changes
1. Overview	_	_	Modified entirely
			(Detailed differences are described in the following sections).
2. Programming Model	2.2	Register Descriptions	The operations in SZ=1 and PR=1 are added to the floating point status/control register (FPSCR).
3. Instruction Set	3.3	Instruction Set	9 instructions are added as CPU instructions.
			3 instructions are added as FPU instructions.
4. Pipelining	4.1	Pipelines	The number of stages in the pipeline is changed from five to seven.
	4.2	Parallel- Executability	9 instructions are added as CPU instructions.
			3 instructions are added as FPU instructions.
			Instruction group and parallel execution combinations are modified.
	4.3	Issue Rates and Execution Cycles	The number of execution cycles is modified.
5. Exception Handling	_	_	_
6. FPU	6.3.2	Floating-Point Status/Control Register (FPSCR)	Operations in SZ = 1 and PR = 1 and each endian are added
	6.5	Floating-Point Exceptions	Specification of FPU exception detection condition with FPU exception enabled is changed.

Section No. and Name	Sub- section	Sub-section Name	Changes
7. Memory	7.1.1	Address Spaces	Area P4 configuration is modified.
Management Unit			On-chip RAM space is deleted.
	7.2	Register Descriptions	The page table entry assist register (PTEA) is deleted.
			A physical address space control register is added.
	7.2.7	Physical Address Space Control Register (PASCR)	Newly added
	7.2.8	Instruction Re- Fetch Inhibit Control Register (IRMCR)	Newly added.
	7.3	TLB Functions	Space attribute bits (SA [2:0]) and timing control bit (TC) are deleted from the TLB.
	7.5.5	Avoiding Synonym Problems	The corresponding bits are modified according to the cache size change and the index mode deletion.
	7.6.1, 7.6.4	Instruction TLB Multiple Hit Exception and Data TLB Multiple Hit Exception	Multiple hits during the UTLB search caused by ITLB miss handling are changed to be handled as a TLB multiple hit instruction exception.
	7.7	Memory-Mapped TLB Configuration	Data array 2 in the ITLB and UTLB is deleted.
	7.7.4	UTLB Address Array	Associative writes to the UTLB address array are changed to not generate data TLB multiple hit exceptions.
			Memory allocated addresses are changed from H'F6000000–H'F6FFFFF to H'F6000000–H'F60FFFFF.
	7.7.5	UTLB Data Array	Memory allocated addresses are changed from H'F7000000–H'F77FFFFF to H'F7000000–H'F70FFFFF.
	7.8	32-Bit Address Extended Mode	Newly added.



Section No. and Name	Sub- section	Sub-section Name	Changes
8. Caches	8.1	Features	Instruction cache capacity is changed to 32 Kbytes.
			The caching method is changed to a 4-way set-associative method.
	8.2	Register Descriptions	An on-chip memory control register is added.
	8.2.1	Cache Control	Modified.
		Register (CCR)	(Descriptions in CCR are modified.)
	8.2.4	On-Chip Memory Control Register (RAMCR)	Newly added.
	8.3	Operand Cache Operation	RAM mode and OC index mode are deleted.
	8.3.6	OC Two-Way Mode	Newly added.
	8.4	Instruction Cache Operation	IC index mode is deleted.
	8.4.3	IC Two-Way Mode	Newly added.
	8.5.1	Coherency between Cache and External Memory	The ICBI, PREFI, and SYNCO instructions are added.
	8.6	Memory-Mapped Cache Configuration	The entry bits and the way bits are modified according to the size modification and changed into 4-way set associative cache.
	8.8	Notes on Using 32-Bit Address Extended Mode	Newly added.
9. On-Chip Memory		_	Newly added.
11. Instruction Descriptions	_	_	9 instructions are added as CPU instructions.
			3 instructions are added as FPU instructions.



Section 2 Programming Model

The programming model of the SH-4A is explained in this section. The SH-4A has registers and data formats as shown below.

2.1 Data Formats

The data formats supported in the SH-4A are shown in figure 2.1.




Figure 2.1 Data Formats

2.2 Register Descriptions

2.2.1 Privileged Mode and Banks

(1) Processing Modes

This LSI has two processing modes, user mode and privileged mode. This LSI normally operates in user mode, and switches to privileged mode when an exception occurs or an interrupt is accepted. There are four kinds of registers—general registers, system registers, control registers, and floating-point registers—and the registers that can be accessed differ in the two processing modes.

(2) General Registers

There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked registers which are switched by a processing mode change.

Privileged mode

In privileged mode, the register bank bit (RB) in the status register (SR) defines which banked register set is accessed as general registers, and which set is accessed only through the load control register (LDC) and store control register (STC) instructions.

When the RB bit is 1 (that is, when bank 1 is selected), the 16 registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 are accessed by the LDC/STC instructions. When the RB bit is 0 (that is, when bank 0 is selected), the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 are accessed by the LDC/STC instructions.

User mode

In user mode, the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. The eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 cannot be accessed.

(3) Control Registers

Control registers comprise the global base register (GBR) and status register (SR), which can be accessed in both processing modes, and the saved status register (SSR), saved program counter (SPC), vector base register (VBR), saved general register 15 (SGR), and debug base register



(DBR), which can only be accessed in privileged mode. Some bits of the status register (such as the RB bit) can only be accessed in privileged mode.

(4) System Registers

System registers comprise the multiply-and-accumulate registers (MACH/MACL), the procedure register (PR), and the program counter (PC). Access to these registers does not depend on the processing mode.

(5) Floating-Point Registers and System Registers Related to FPU

There are thirty-two floating-point registers, FR0–FR15 and XF0–XF15. FR0–FR15 and XF0–XF15 can be assigned to either of two banks (FPR0_BANK0–FPR15_BANK0 or FPR0_BANK1–FPR15_BANK1).

FR0–FR15 can be used as the eight registers DR0/2/4/6/8/10/12/14 (double-precision floating-point registers, or pair registers) or the four registers FV0/4/8/12 (register vectors), while XF0–XF15 can be used as the eight registers XD0/2/4/6/8/10/12/14 (register pairs) or register matrix XMTRX.

System registers related to the FPU comprise the floating-point communication register (FPUL) and the floating-point status/control register (FPSCR). These registers are used for communication between the FPU and the CPU, and the exception handling setting.

Register values after a reset are shown in table 2.1.

Table 2.1 Initial Register Values

Туре	Registers	Initial Value*		
General registers	R0_BANK0 to R7_BANK0, R0_BANK1 to R7_BANK1, R8 to R15	Undefined		
Control registers	SR	MD bit = 1, RB bit = 1, BL bit = 1, IMASK = B'11111, others (including reserved bits) = 0		
	GBR, SSR, SPC, SGR, DBR	Undefined		
	VBR	H'00000000		
System registers	MACH, MACL, PR	Undefined		
	PC	H'A0000000		
Floating-point registers	FR0 to FR15, XF0 to XF15, FPUL	Undefined		
	FPSCR	H'00040001		

Note: * Initialized by a power-on reset and manual reset.

The CPU register configuration in each processing mode is shown in figure 2.2.

User mode and privileged mode are switched by the processing mode bit (MD) in the status register.



K(1*i+*3
NK1*3
NK1*3
NK1*3
NK1*3 R5_BANK0*4 NK1*3 R6_BANK0*4 NK1*3 R7_BANK0*4 R8 R8 9 R10 R10 R11 R12 R12 R3 R13 R4 R14 R5 R8
NK1*3 NK1*3 R6_BANK0*4 R7_BANK0*4 R8 9 R8 R9 R10 R10 R11 R11 R12 R12 R13 R14 R14 R15 R SR
NK1*3
8 R8 R9 R9 R10 R110 R11 R11 R12 R12 R13 R13 R14 R15 R8 SR
9 R9 10 R10 11 R11 12 R12 13 R13 14 R14 15 RR
R10
1
R SR
R SR
R R14 R14 R15 R
R SR
R SR
SR SSR
BR GBR
CH MACH
CL MACL
R PR
BR VBR
C PC
PC SPC
GR SGR
BR DBR
IK0*1,*4 R0_BANK1*1,*3
NK0*4 R1_BANK1*3
NK0*4 R2_BANK1*3
NK0*4 R3_BANK1*3
NK0*4 R5_BANK1*3
NK0*4 R6_BANK1*3
NK0*4 R7_BANK1*3
onfiguration in (c) Register configuration in
mode (RB = 1) privileged mode (RB = 0)

Figure 2.2 CPU Register Configuration in Each Processing Mode

Accessed as general registers when the RB bit is cleared to 0 in SR. Accessed only by LDC/STC instructions when the RB bit is set to 1.

2.2.2 General Registers

Figure 2.3 shows the relationship between the processing modes and general registers. The SH-4A has twenty-four 32-bit general registers (R0_BANK0 to R7_BANK0, R0_BANK1 to R7_BANK1, and R8 to R15). However, only 16 of these can be accessed as general registers R0 to R15 in one processing mode. The SH-4A has two processing modes, user mode and privileged mode.

• R0_BANK0 to R7_BANK0

Allocated to R0 to R7 in user mode (SR.MD = 0)

Allocated to R0 to R7 when SR.RB = 0 in privileged mode (SR.MD = 1).

R0_BANK1 to R7_BANK1

Cannot be accessed in user mode.

Allocated to R0 to R7 when SR.RB = 1 in privileged mode.




Figure 2.3 General Registers

Note on Programming:

As the user's R0 to R7 are assigned to R0_BANK0 to R7_BANK0, and after an exception or interrupt R0 to R7 are assigned to R0_BANK1 to R7_BANK1, it is not necessary for the interrupt handler to save and restore the user's R0 to R7 (R0_BANK0 to R7_BANK0).

2.2.3 Floating-Point Registers

Figure 2.4 shows the floating-point register configuration. There are thirty-two 32-bit floating-point registers, FPR0_BANK0 to FPR15_BANK0, AND FPR0_BANK1 to FPR15_BANK1, comprising two banks. These registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, or XMTRX. Reference names of each register are defined depending on the state of the FR bit in FPSCR (see figure 2.4).

- Floating-point registers, FPRn_BANKj (32 registers) FPR0_BANK0 to FPR15_BANK0 FPR0_BANK1 to FPR15_BANK1
- 2. Single-precision floating-point registers, FRi (16 registers)
 When FPSCR.FR = 0, FR0 to FR15 are assigned to FPR0_BANK0 to FPR15_BANK0;
 when FPSCR.FR = 1, FR0 to FR15 are assigned to FPR0_BANK1 to FPR15_BANK1.
- 3. Double-precision floating-point registers or single-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.

```
\begin{split} DR0 &= \{FR0, FR1\}, \, DR2 = \{FR2, FR3\}, \, DR4 = \{FR4, FR5\}, \, DR6 = \{FR6, FR7\}, \\ DR8 &= \{FR8, FR9\}, \, DR10 = \{FR10, FR11\}, \, DR12 = \{FR12, FR13\}, \, DR14 = \{FR14, FR15\} \end{split}
```

4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.

```
FV0 = {FR0, FR1, FR2, FR3}, FV4 = {FR4, FR5, FR6, FR7},
FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
```

- 5. Single-precision floating-point extended registers, XFi (16 registers)
 When FPSCR.FR = 0, XF0 to XF15 are assigned to FPR0_BANK1 to FPR15_BANK1;
 when FPSCR.FR = 1, XF0 to XF15 are assigned to FPR0_BANK0 to FPR15_BANK0.
- 6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.

```
 XD0 = \{XF0, XF1\}, XD2 = \{XF2, XF3\}, XD4 = \{XF4, XF5\}, XD6 = \{XF6, XF7\}, XD8 = \{XF8, XF9\}, XD10 = \{XF10, XF11\}, XD12 = \{XF12, XF13\}, XD14 = \{XF14, XF15\}
```

7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.

$$XMTRX = \begin{bmatrix} XF0 & XF4 & XF8 & XF12 \\ XF1 & XF5 & XF9 & XF13 \\ XF2 & XF6 & XF10 & XF14 \\ XF3 & XF7 & XF11 & XF15 \end{bmatrix}$$

FPS	CR.FR = ()		_FPS	SCR.FR =	1
FV0	DR0	FR0	FPR0_BANK0	XF0	XD0	XMTRX
		FR1	FPR1_BANK0	XF1		
	DR2	FR2	FPR2_BANK0	XF2	XD2	
		FR3	FPR3_BANK0	XF3		
FV4	DR4	FR4	FPR4_BANK0	XF4	XD4	
		FR5	FPR5_BANK0	XF5		
	DR6	FR6	FPR6_BANK0	XF6	XD6	
		FR7	FPR7_BANK0	XF7		
FV8	DR8	FR8	FPR8_BANK0	XF8	XD8	
		FR9	FPR9_BANK0	XF9		
	DR10	FR10	FPR10_BANK0	XF10	XD10	
		FR11	FPR11_BANK0	XF11		
FV12	DR12	FR12	FPR12_BANK0	XF12	XD12	
		FR13	FPR13_BANK0	XF13		
	DR14	FR14	FPR14_BANK0	XF14	XD14	
		FR15	FPR15_BANK0	XF15		
XMTRX	XD0	XF0	FPR0_BANK1	FR0	DR0	FV0
		XF1	FPR1_BANK1	FR1		-
	XD2	XF2	FPR2_BANK1	FR2	DR2	
		XF3	FPR3_BANK1	FR3		
	XD4	XF4	FPR4_BANK1	FR4	DR4	FV4
		XF5	FPR5_BANK1	FR5		
	XD6	XF6	FPR6_BANK1	FR6	DR6	
		XF7	FPR7_BANK1	FR7		
	XD8	XF8	FPR8_BANK1	FR8	DR8	FV8
		XF9	FPR9_BANK1	FR9		
	XD10	XF10	FPR10_BANK1	FR10	DR10	
		XF11	FPR11_BANK1	FR11		
	XD12	XF12	FPR12_BANK1	FR12	DR12	FV12
		XF13	FPR13_BANK1	FR13		
	XD14	XF14	FPR14_BANK1	FR14	DR14	
		XF15	FPR15_BANK1	FR15		
			_			

Figure 2.4 Floating-Point Registers

2.2.4 Control Registers

(1) Status Register (SR)

Blt:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	MD	RB	BL		_	_	_	_			_		_	_	_
Initial value:	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R
DII	45		40	40		40	•	•	_	•	_			•		
Blt:	15	14	13	12	11	10	9	8	/	6	5	4	3	2		0
	FD	_	_	_		_	М	Q		IMA	SK		_	1	S	Т
Initial value:	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
R/W:	R/W	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31	_	0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
30	MD	1	R/W	Processing Mode
				Selects the processing mode.
				User mode (Some instructions cannot be executed and some resources cannot be accessed.) Privileged mode
				This bit is set to 1 by an exception or interrupt.
29	RB	1	R/W	Privileged Mode General Register Bank Specification Bit
				0: R0_BANK0 to R7_BANK0 are accessed as general registers R0 to R7 and R0_BANK1 to R7_BANK1 can be accessed using LDC/STC instructions
				1: R0_BANK1 to R7_BANK1 are accessed as general registers R0 to R7 and R0_BANK0_R7_BANK0 can be accessed using LDC/STC instructions
				This bit is set to 1 by an exception or interrupt.
28	BL	1	R/W	Exception/Interrupt Block Bit
				This bit is set to 1 by a reset, a general exception, or an interrupt.
				While this bit is set to 1, an interrupt request is masked. In this case, this processor enters the reset state when a general exception other than a user break occurs.
	<u> </u>			

Bit	Bit Name	Initial Value	R/W	Description
27 to 16	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
15	FD	0	R/W	FPU Disable Bit
				When this bit is set to 1 and an FPU instruction is not in a delay slot, a general FPU disable exception occurs. When this bit is set to 1 and an FPU instruction is in a delay slot, a slot FPU disable exception occurs. (FPU instructions: H'F*** instructions and LDS (.L)/STS(.L) instructions using FPUL/FPSCR)
14 to 10	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
9	М	0	R/W	M Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
8	Q	0	R/W	Q Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	IMASK	1111	R/W	Interrupt Mask Level Bits An interrupt whose priority is equal to or less than the value of the IMASK bits is masked. It can be chosen by CPU operation mode register (CPUOPM) whether the level of IMASK is changed to accept an interrupt or not when an interrupt is occurred. For details, see appendix A, CPU Operation Mode Register (CPUOPM).
3, 2	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
1	S	0	R/W	S Bit
				Used by the MAC instruction.
0	Т	0	R/W	T Bit
				Indicates true/false condition, carry/borrow, or overflow/underflow.
				For details, see section 3, Instruction Set.



(2) Saved Status Register (SSR) (32 bits, Privileged Mode, Initial Value = Undefined)

The contents of SR are saved to SSR in the event of an exception or interrupt.

(3) Saved Program Counter (SPC) (32 bits, Privileged Mode, Initial Value = Undefined)

The address of an instruction at which an interrupt or exception occurs is saved to SPC.

(4) Global Base Register (GBR) (32 bits, Initial Value = Undefined)

GBR is referenced as the base address of addressing @(disp,GBR) and @(R0,GBR).

(5) Vector Base Register (VBR) (32 bits, Privileged Mode, Initial Value = H'00000000)

VBR is referenced as the branch destination base address in the event of an exception or interrupt. For details, see section 5, Exception Handling.

(6) Saved General Register 15 (SGR) (32 bits, Privileged Mode, Initial Value = Undefined)

The contents of R15 are saved to SGR in the event of an exception or interrupt.

(7) Debug Base Register (DBR) (32 bits, Privileged Mode, Initial Value = Undefined)

When the user break debugging function is enabled (CBCR.UBDE = 1), DBR is referenced as the branch destination address of the user break handler instead of VBR.

2.2.5 System Registers

(1) Multiply-and-Accumulate Registers (MACH and MACL) (32 bits, Initial Value = Undefined)

MACH and MACL are used for the added value in a MAC instruction, and to store the operation result of a MAC or MUL instruction.

(2) Procedure Register (PR) (32 bits, Initial Value = Undefined)

The return address is stored in PR in a subroutine call using a BSR, BSRF, or JSR instruction. PR is referenced by the subroutine return instruction (RTS).

(3) Program Counter (PC) (32 bits, Initial Value = H'A0000000)

PC indicates the address of the instruction currently being executed.



(4) Floating-Point Status/Control Register (FPSCR)

Blt:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	FR	SZ	PR	DN	Cai	use
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Blt:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Cause Enable (EN)				Flag					R	М					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
	Dit Name			•
31 to 22	_	All 0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
21	FR	0	R/W	Floating-Point Register Bank
				0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and FPR0_BANK1 to FPR15_BANK1 are assigned to XF0 to XF15
				1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and FPR0_BANK1 to FPR15_BANK1 are assigned to FR0 to FR15
20	SZ	0	R/W	Transfer Size Mode
				0: Data size of FMOV instruction is 32-bits1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
				For relationship between the SZ bit, PR bit, and endian, see figure 2.5.
19	PR	0	R/W	Precision Mode
				Floating-point instructions are executed as single-precision operations
				 Floating-point instructions are executed as double-precision operations (graphics support instructions are undefined)
				For relationship between the SZ bit, PR bit, and endian, see figure 2.5
18	DN	1	R/W	Denormalization Mode
				0: Denormalized number is treated as such1: Denormalized number is treated as zero



R01US0060EJ0200

Bit	Bit Name	Initial Value	R/W	Description
17 to 12	Cause	000000	R/W	FPU Exception Cause Field
11 to 7	Enable (EN)	00000	R/W	[–] FPU Exception Enable Field – FPU Exception Flag Field
6 to 2	Flag	00000	R/W	Each time an FPU operation instruction is executed, the FPU exception cause field is cleared to 0. When an FPU exception occurs, the bits corresponding to FPU exception cause field and flag field are set to 1. The FPU exception flag field remains set to 1 until it is cleared to 0 by software. For bit allocations of each field, see table 2.2.
1, 0	RM	01	R/W	Rounding Mode These bits select the rounding mode. 00: Round to Nearest 01: Round to Zero 10: Reserved 11: Reserved




Figure 2.5 Relationship between SZ bit and Endian

Table 2.2 Bit Allocation for FPU Exception Handling

Field Nam	ne	FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

(5) Floating-Point Communication Register (FPUL) (32 bits, Initial Value = Undefined)

Information is transferred between the FPU and CPU via FPUL.

2.3 Memory-Mapped Registers

Some control registers are mapped to the following memory areas. Each of the mapped registers has two addresses.

H'1C00 0000 to H'1FFF FFFF H'FC00 0000 to H'FFFF FFFF

These two areas are used as follows.

H'1C00 0000 to H'1FFF FFFF

This area must be accessed using the address translation function of the MMU.

Setting the page number of this area to the corresponding field of the TLB enables access to a memory-mapped register.

The operation of an access to this area without using the address translation function of the MMU is not guaranteed.

H'FC00 0000 to H'FFFF FFFF

Access to area H'FC00 0000 to H'FFFF FFFF in user mode will cause an address error. Memory-mapped registers can be referenced in user mode by means of access that involves address translation.

Note: Do not access addresses to which registers are not mapped in either area. The operation of an access to an address with no register mapped is undefined. Also, memory-mapped registers must be accessed using a fixed data size. The operation of an access using an invalid data size is undefined.

2.4 Data Formats in Registers

Register operands are always longwords (32 bits). When a memory operand is only a byte (8 bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register.




Figure 2.6 Formats of Byte Data and Word Data in Register

2.5 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in an 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits in length is sign-extended before being loaded into a register.

A word operand must be accessed starting from a word boundary (even address of a 2-byte unit: address 2n), and a longword operand starting from a longword boundary (even address of a 4-byte unit: address 4n). An address error will result if this rule is not observed. A byte operand can be accessed from any address.

Big endian or little endian byte order can be selected for the data format. The endian should be set with the external pin after a power-on reset. The endian cannot be changed dynamically. Bit positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least significant bit.

The data format in memory is shown in figure 2.7.






Figure 2.7 Data Formats in Memory

For the 64-bit data format, see figure 2.5.

2.6 Processing States

This LSI has major three processing states: the reset state, instruction execution state, and power-down state

(1) Reset State

In this state the CPU is reset. The reset state is divided into the power-on reset state and the manual reset.

In the power-on reset state, the internal state of the CPU and the on-chip peripheral module registers are initialized. In the manual reset state, the internal state of the CPU and some registers of on-chip peripheral modules are initialized. For details, see register descriptions for each section of the hardware manual of the product.

(2) Instruction Execution State

In this state, the CPU executes program instructions in sequence. The Instruction execution state has the normal program execution state and the exception handling state.

(3) Power-Down State

In a power-down state, CPU halts operation and power consumption is reduced. The power-down state is entered by executing a SLEEP instruction. There are two modes in the power-down state: sleep mode and standby mode. For details, see the Power-Down section of the hardware manual of the product.




Figure 2.8 Processing State Transitions



2.7 Usage Notes

2.7.1 Notes on Self-Modifying Code

To accelerate the processing speed, the instruction prefetching capability of the SH-4A has been significantly enhanced from that of the SH-4. Therefore, in the case when a code in memory is rewritten and attempted to be executed immediately, there is increased possibility that the code before being modified, which has already been prefetched, is executed.

To ensure execution of the modified code, one of the following sequence of instructions should be executed between the code rewriting instruction and execution of the modified code.

(1) When the Codes to be Modified are in Non-Cacheable Area

SYNCO ICBI @Rn

The target for the ICBI instruction can be any address within the range where no address error exception occurs.

(2) When the Codes to be Modified are in Cacheable Area (Write-Through)

SYNCO ICBI @Rn

All instruction cache areas corresponding to the modified codes should be invalidated by the ICBI instruction. The ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

(3) When the Codes to be Modified are in Cacheable Area (Copy-Back)

OCBP @Rm or OCBWB @Rm SYNCO ICBI @Rn

All operand cache areas corresponding to the modified codes should be written back to the main memory by the OCBP or OCBWB instruction. Then all instruction cache areas corresponding to the modified codes should be invalidated by the ICBI instruction. The OCBP, OCBWB, and ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

Note: Self-modifying code is the processing which executes instructions while dynamically rewriting the codes in memory.



Section 3 Instruction Set

The SH-4A's instruction set is implemented with 16-bit fixed-length instructions. The SH-4A can use byte (8-bit), word (16-bit), longword (32-bit), and quadword (64-bit) data sizes for memory access. Single-precision floating-point data (32 bits) can be moved to and from memory using longword or quadword size. Double-precision floating-point data (64 bits) can be moved to and from memory using quadword size. When the SH-4A moves byte-size or word-size data from memory to a register, the data is sign-extended.

3.1 Execution Environment

(1) PC

At the start of instruction execution, the PC indicates the address of the instruction itself.

(2) Load-Store Architecture

The SH-4A has a load-store architecture in which operations are basically executed using registers. Except for bit-manipulation operations such as logical AND that are executed directly in memory, operands in an operation that requires memory access are loaded into registers and the operation is executed between the registers.

(3) Delayed Branches

Except for the two branch instructions BF and BT, the SH-4A's branch instructions and RTE are delayed branches. In a delayed branch, the instruction following the branch is executed before the branch destination instruction.

(4) Delay Slot

This execution slot following a delayed branch is called a delay slot. For example, the BRA execution sequence is as follows:



Table 3.1 Execution Order of Delayed Branch Instructions

	Instructions								
	BRA	BRA TARGET (Delayed branch instruction)							
	ADD		(Delay slot)	\downarrow					
	:			ADD					
	:			\downarrow					
TARGET	target-inst		(Branch destination instruction)	target-inst					

A slot illegal instruction exception may occur when a specific instruction is executed in a delay slot. For details, see section 5, Exception Handling. The instruction following BF/S or BT/S for which the branch is not taken is also a delay slot instruction.

(5) T Bit

The T bit in SR is used to show the result of a compare operation, and is referenced by a conditional branch instruction. An example of the use of a conditional branch instruction is shown below.

ADD #1, R0; T bit is not changed by ADD operation

CMP/EQ R1, R0 ; If R0 = R1, T bit is set to 1

BT TARGET; Branches to TARGET if T bit = 1 (R0 = R1)

In an RTE delay slot, the SR bits are referenced as follows. In instruction access, the MD bit is used before modification, and in data access, the MD bit is accessed after modification. The other bits—S, T, M, Q, FD, BL, and RB—after modification are used for delay slot instruction execution. The STC and STC.L SR instructions access all SR bits after modification.

(6) Constant Values

An 8-bit constant value can be specified by the instruction code and an immediate value. 16-bit and 32-bit constant values can be defined as literal constant values in memory, and can be referenced by a PC-relative load instruction.

MOV.W @(disp, PC), Rn MOV.L @(disp, PC), Rn

There are no PC-relative load instructions for floating-point operations. However, it is possible to set 0.0 or 1.0 by using the FLDI0 or FLDI1 instruction on a single-precision floating-point register.



3.2 Addressing Modes

Addressing modes and effective address calculation methods are shown in table 3.2. When a location in virtual memory space is accessed (AT in MMUCR = 1), the effective address is translated into a physical memory address. If multiple virtual memory space systems are selected (SV in MMUCR = 0), the least significant bit of PTEH is also referenced as the access ASID. For details, see section 7, Memory Management Unit (MMU).

Table 3.2 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	_
Register indirect	@Rn	Effective address is register Rn contents.	$Rn \rightarrow EA$ (EA: effective address)
Register indirect with post- increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. Rn Rn Rn Rn Rn Rn	$Rn \rightarrow EA$ After instruction execution Byte: $Rn + 1 \rightarrow Rn$ Word: $Rn + 2 \rightarrow Rn$ Longword: $Rn + 4 \rightarrow Rn$ Quadword: $Rn + 8 \rightarrow Rn$

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Register indirect with predecrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. Rn Rn Rn - 1/2/4 Rn - 1/2/4/8	Byte: $Rn - 1 \rightarrow Rn$ Word: $Rn - 2 \rightarrow Rn$ Longword: $Rn - 4 \rightarrow Rn$ Quadword: $Rn - 8 \rightarrow Rn$ $Rn \rightarrow EA$ (Instruction executed with Rn after calculation)
Register indirect with displacement	@(disp:4, Rn)	Effective address is register Rn contents with 4-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. Rn disp (zero-extended) Rn + disp × 1/2/4	Byte: Rn + disp \rightarrow EA Word: Rn + disp \times 2 \rightarrow EA Longword: Rn + disp \times 4 \rightarrow EA
Indexed register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents. Rn Rn + R0	Rn + R0 → EA

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
GBR indirect with displace- ment	@(disp:8, GBR)	Effective address is register GBR contents with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. GBR disp (zero-extended) 1/2/4	Byte: GBR + disp \rightarrow EA Word: GBR + disp \times 2 \rightarrow EA Longword: GBR + disp \times 4 \rightarrow EA
Indexed GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents. GBR GBR + R0	GBR + R0 → EA
PC-relative with displacement	@(disp:8, PC)	Effective address is PC + 4 with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 2 (word), or 4 (longword), according to the operand size. With a longword operand, the lower 2 bits of PC are masked. PC H'FFFF FFFC	Word: PC + 4 + disp \times 2 \rightarrow EA Longword: PC & H'FFFF FFFC + 4 + disp \times 4 \rightarrow EA

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
PC-relative	disp:8	Effective address is PC + 4 with 8-bit displacement disp added after being sign-extended and multiplied by 2. PC PC + 4 + disp × 2 disp (sign-extended)	PC + 4 + disp × 2 → Branch- Target
PC-relative	disp:12	Effective address is PC + 4 with 12-bit displacement disp added after being sign-extended and multiplied by 2. PC 4 PC + 4 + disp × 2 (sign-extended)	PC + 4 + disp × 2 → Branch- Target
	Rn	Effective address is sum of PC + 4 and Rn. PC 4 PC + 4 + Rn Rn	PC + 4 + Rn → Branch-Target

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Immediate	#imm:8	8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended.	_
	#imm:8	8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended.	_
	#imm:8	8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4.	_

Note: For the addressing modes below that use a displacement (disp), the assembler descriptions in this manual show the value before scaling (×1, ×2, or ×4) is performed according to the operand size. This is done to clarify the operation of the LSI. Refer to the relevant assembler notation rules for the actual assembler descriptions.

@ (disp:4, Rn)
 ; Register indirect with displacement
 @ (disp:8, GBR)
 ; GBR indirect with displacement
 @ (disp:8, PC)
 ; PC-relative
 disp:8, disp:12
 ; PC-relative

3.3 Instruction Set

Table 3.3 shows the notation used in the SH instruction lists shown in tables 3.4 to 3.13.

Table 3.3 Notation Used in Instruction List

Item	Format	Descript	ion
Instruction mnemonic	OP.Sz SRC, DEST	OP: Sz: SRC: DEST: Rm: Rn: imm: disp:	Operation code Size Source operand Source and/or destination operand Source register Destination register Immediate data Displacement
Operation notation		→, ← (xx) M/Q/T & ^ ~ < <n,>>n</n,>	Transfer direction Memory operand SR flag bits Logical AND of individual bits Logical OR of individual bits Logical exclusive-OR of individual bits Logical NOT of individual bits n-bit shift
Instruction code	MSB ↔ LSB	mmmm: nnnn: 0000: 0001: : 1111: mmm: nnn: 000: 001: : 111: mm: nn: 00: 01: 10: 11: iiii: dddd:	Register number (Rm, FRm) Register number (Rn, FRn) R0, FR0 R1, FR1 R15, FR15 Register number (DRm, XDm, Rm_BANK) Register number (DRn, XDn, Rn_BANK) DR0, XD0, R0_BANK DR2, XD2, R1_BANK DR14, XD14, R7_BANK Register number (FVm) Register number (FVm) FV0 FV4 FV8 FV12 Immediate data Displacement

Item	Format	Description
Privileged mode		"Privileged" means the instruction can only be executed in privileged mode.
T bit	Value of T bit after instruction execution	—: No change
New	_	"New" means the instruction which has been newly added in the SH-4A with H'20-valued VER bits in the processor version register (PVR).

Note: Scaling (\times 1, \times 2, \times 4, or \times 8) is executed according to the size of the instruction operand.

Table 3.4 Fixed-Point Transfer Instructions

Instruction	on	Operation	Instruction Code	Privileged	T Bit	New
MOV	#imm,Rn	$imm \to sign \; extension \to Rn$	1110nnnniiiiiiii	_	_	_
MOV.W	@(disp*,PC), Rn	$(\operatorname{disp} \times 2 + \operatorname{PC} + 4) \to \operatorname{sign}$ extension $\to \operatorname{Rn}$	1001nnnndddddddd	_	_	_
MOV.L	@(disp*,PC), Rn		1101nnnndddddddd	_	_	_
MOV	Rm,Rn	$Rm \to Rn$	0110nnnnmmmm0011	_	_	_
MOV.B	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0000	_	_	_
MOV.W	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0001	_	_	_
MOV.L	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0010	_	_	_
MOV.B	@Rm,Rn	$(Rm) \to sign\ extension \to Rn$	0110nnnnmmmm0000	_	_	_
MOV.W	@Rm,Rn	$(Rm) \to sign\ extension \to Rn$	0110nnnnmmmm0001	_	_	_
MOV.L	@Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	_	_	_
MOV.B	Rm,@-Rn	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0100	_	_	_
MOV.W	Rm,@-Rn	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0101	_	_	_
MOV.L	Rm,@-Rn	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0110	_	_	_
MOV.B	@Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn,$ $Rm + 1 \rightarrow Rm$	0110nnnnmmmm0100	_	_	_
MOV.W	@Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn,$ $Rm + 2 \rightarrow Rm$	0110nnnnmmmm0101	_	_	_
MOV.L	@Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110	_	_	_
MOV.B	R0,@(disp*,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	_	_	_
MOV.W	R0,@(disp*,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	_	_	_
MOV.L	Rm,@(disp*,Rn)	$Rm \to (disp \times 4 + Rn)$	0001nnnnmmmmdddd	_	_	_

Instruction		Operation	Instruction Code	Privileged	T Bit	New
MOV.B	@(disp*,Rm),R0		10000100mmmmdddd	_	_	_
MOV.W	@(disp*,Rm),R0		10000101mmmmdddd	_	_	_
MOV.L	@(disp*,Rm),Rn	$(disp \times 4 + Rm) \to Rn$	0101nnnnmmmmdddd	_	_	_
MOV.B	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100	_	_	_
MOV.W	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0101	_	_	_
MOV.L	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0110	_	_	_
MOV.B	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	0000nnnnmmm1100	_	_	_
MOV.W	@(R0,Rm),Rn	$ \begin{array}{l} (R0 + Rm) \rightarrow \\ \text{sign extension} \rightarrow Rn \end{array} $	0000nnnnmmm1101	_	_	_
MOV.L	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow Rn$	0000nnnnmmmm1110	_	_	_
MOV.B	R0,@(disp*,GBR)	$R0 \rightarrow (disp + GBR)$	11000000dddddddd	_	_	_
MOV.W	R0,@(disp*,GBR)	$R0 \rightarrow (disp \times 2 + GBR)$	11000001dddddddd	_	_	
MOV.L	R0,@(disp*,GBR)	$R0 \rightarrow (disp \times 4 + GBR)$	11000010dddddddd	_	_	
MOV.B	@(disp*,GBR),R0		11000100dddddddd	_	_	_
MOV.W	@(disp*,GBR),R0	$ \begin{array}{l} (\text{disp} \times 2 + \text{GBR}) \rightarrow \\ \text{sign extension} \rightarrow \text{R0} \end{array} $	11000101dddddddd	_	_	_
MOV.L	@(disp*,GBR),R0	$(disp \times 4 + GBR) \rightarrow R0$	11000110dddddddd	_	_	_
MOVA	@(disp*,PC),R0	disp \times 4 + PC & H'FFFF FFFC + 4 \rightarrow R0	11000111dddddddd	_	_	_
MOVCO.L	R0,@Rn	$\begin{array}{c} LDST \to T \\ If \; (T == 1) \; R0 \to (Rn) \\ 0 \to LDST \end{array}$	0000nnnn01110011	_	LDST	New
MOVLI.L	@Rm,R0	$\begin{array}{l} 1 \rightarrow \text{LDST} \\ (\text{Rm}) \rightarrow \text{R0} \\ \text{When interrupt/exception} \\ \text{occurred } 0 \rightarrow \text{LDST} \end{array}$	0000mmmm01100011	_	_	New
MOVUA.L	@Rm,R0	(Rm) → R0 Load non-boundary alignment data	0100mmmm10101001	_	_	New
MOVUA.L	@Rm+,R0	(Rm) → R0, Rm + 4 → Rm Load non-boundary alignment data	0100mmmm11101001	_	_	New



Instruction		Operation	Instruction Code	Privileged	T Bit	New
MOVT	Rn	$T \to Rn$	0000nnnn00101001	_	_	
SWAP.B	Rm,Rn	$Rm \rightarrow swap lower 2 bytes \rightarrow Rn$	0110nnnnmmmm1000	_	_	_
SWAP.W	Rm,Rn	$Rm \rightarrow swap upper/lower$ words $\rightarrow Rn$	0110nnnnmmmm1001	_	_	_
XTRCT	Rm,Rn	Rm:Rn middle 32 bits \rightarrow Rn	0010nnnnmmmm1101	_	_	_

Note: * The assembler of Renesas uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

Table 3.5 Arithmetic Operation Instructions

Instruction	ı	Operation	Instruction Code	Privileged	T Bit	New
ADD	Rm,Rn	$Rn + Rm \rightarrow Rn$	0011nnnnmmmm1100	_	_	_
ADD	#imm,Rn	$Rn + imm \to Rn$	0111nnnniiiiiiii	_	_	_
ADDC	Rm,Rn	$\begin{array}{c} Rn + Rm + T \rightarrow Rn, \\ carry \rightarrow T \end{array}$	0011nnnnmmmm1110	_	Carry	_
ADDV	Rm,Rn	$\begin{array}{l} Rn + Rm \rightarrow Rn, \\ overflow \rightarrow T \end{array}$	0011nnnnmmmm1111	_	Overflow	_
CMP/EQ	#imm,R0	When R0 = imm, 1 \rightarrow T Otherwise, 0 \rightarrow T	10001000iiiiiiii	_	Comparison result	_
CMP/EQ	Rm,Rn	When Rn = Rm, 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmmm0000	_	Comparison result	_
CMP/HS	Rm,Rn	When Rn \geq Rm (unsigned), 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmmm0010	_	Comparison result	_
CMP/GE	Rm,Rn	When Rn \geq Rm (signed), 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmmm0011	_	Comparison result	_
CMP/HI	Rm,Rn	When Rn > Rm (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnmmm0110	_	Comparison result	_
CMP/GT	Rm,Rn	When Rn > Rm (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnmmmm0111	_	Comparison result	_
CMP/PZ	Rn	When Rn \geq 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0100nnnn00010001	_	Comparison result	_
CMP/PL	Rn	When Rn > 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0100nnnn00010101	_	Comparison result	_

Instruction	1	Operation	Instruction Code	Privileged	T Bit	New
CMP/STR	Rm,Rn	When any bytes are equal, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0010nnnnmmm1100	_	Comparison result	_
DIV1	Rm,Rn	1-step division (Rn ÷ Rm)	0011nnnnmmmm0100	_	Calculation result	_
DIV0S	Rm,Rn	$\begin{array}{l} \text{MSB of Rn} \rightarrow \text{Q}, \\ \text{MSB of Rm} \rightarrow \text{M, M^Q} \rightarrow \\ \text{T} \end{array}$	0010nnnnmmmm0111	_	Calculation result	_
DIV0U		$0 \rightarrow M/Q/T$	000000000011001	_	0	_
DMULS.L	Rm,Rn	Signed, $Rn \times Rm \rightarrow MAC$, $32 \times 32 \rightarrow 64$ bits	0011nnnnmmmm1101	_	_	_
DMULU.L	Rm,Rn	Unsigned, $Rn \times Rm \rightarrow MAC$, $32 \times 32 \rightarrow 64$ bits	0011nnnnmmmm0101	_	_	_
DT	Rn	$Rn - 1 \rightarrow Rn;$ when $Rn = 0, 1 \rightarrow T$ When $Rn \neq 0, 0 \rightarrow T$	0100nnnn00010000	_	Comparison result	_
EXTS.B	Rm,Rn	$\begin{array}{l} \text{Rm sign-extended from} \\ \text{byte} \rightarrow \text{Rn} \end{array}$	0110nnnnmmmm1110	_	_	_
EXTS.W	Rm,Rn	$\begin{array}{l} \text{Rm sign-extended from} \\ \text{word} \rightarrow \text{Rn} \end{array}$	0110nnnnmmmm1111	_	_	_
EXTU.B	Rm,Rn	$\begin{array}{l} \text{Rm zero-extended from} \\ \text{byte} \rightarrow \text{Rn} \end{array}$	0110nnnnmmm1100	_	_	_
EXTU.W	Rm,Rn	$\begin{array}{l} \text{Rm zero-extended from} \\ \text{word} \rightarrow \text{Rn} \end{array}$	0110nnnnmmmm1101	_	_	_
MAC.L	@Rm+,@Rn+	Signed, $ (Rn) \times (Rm) + MAC \rightarrow MAC $ $Rn + 4 \rightarrow Rn, Rm + 4 \rightarrow Rm $ $32 \times 32 + 64 \rightarrow 64 \text{ bits} $	0000nnnnmmmm1111	_	_	_
MAC.W	@Rm+,@Rn+	Signed, $ (Rn) \times (Rm) + MAC \rightarrow MAC $ $Rn + 2 \rightarrow Rn,$ $Rm + 2 \rightarrow Rm $ $16 \times 16 + 64 \rightarrow 64 \text{ bits} $	0100nnnnmmmm1111	_	_	_
MUL.L	Rm,Rn	$\begin{array}{c} \text{Rn} \times \text{Rm} \rightarrow \text{MACL} \\ 32 \times 32 \rightarrow 32 \text{ bits} \end{array}$	0000nnnnmmmm0111	_	_	_
MULS.W	Rm,Rn	Signed, $Rn \times Rm \rightarrow MACL$ $16 \times 16 \rightarrow 32$ bits	0010nnnnmmm1111	_	_	_



Instruction	n	Operation	Instruction Code	Privileged	T Bit	New
MULU.W	Rm,Rn	Unsigned, Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	0010nnnnmmm1110	_	_	_
NEG	Rm,Rn	$0 - Rm \rightarrow Rn$	0110nnnnmmmm1011	_	_	_
NEGC	Rm,Rn	$\begin{array}{c} 0-Rm-T\rightarrow Rn,\\ borrow\rightarrow T \end{array}$	0110nnnnmmmm1010	_	Borrow	_
SUB	Rm,Rn	$Rn - Rm \rightarrow Rn$	0011nnnnmmmm1000	_	_	_
SUBC	Rm,Rn	$\begin{array}{l} Rn-Rm-T\rightarrow Rn,\\ borrow\rightarrow T \end{array}$	0011nnnnmmmm1010	_	Borrow	_
SUBV	Rm,Rn	$Rn - Rm \rightarrow Rn$, underflow $\rightarrow T$	0011nnnnmmmm1011	_	Underflow	_

Table 3.6 Logic Operation Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
AND	Rm,Rn	$Rn \ \& \ Rm \to Rn$	0010nnnnmmmm1001	_	_	_
AND	#imm,R0	R0 & imm → R0	11001001iiiiiii	_	_	_
AND.B	#imm, @(R0,GBR)	(R0 + GBR) & imm → (R0 + GBR)	11001101iiiiiii	_	_	_
NOT	Rm,Rn	\sim Rm \rightarrow Rn	0110nnnnmmmm0111	_	_	_
OR	Rm,Rn	$Rn \mid Rm \rightarrow Rn$	0010nnnnmmmm1011	_	_	_
OR	#imm,R0	R0 imm \rightarrow R0	11001011iiiiiii	_	_	_
OR.B	#imm, @(R0,GBR)	(R0 + GBR) imm → (R0 + GBR)	110011111111111111	_	_	_
TAS.B	@Rn	When (Rn) = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T In both cases, 1 \rightarrow MSB of (Rn)	0100nnnn00011011	_	Test result	_
TST	Rm,Rn	Rn & Rm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0010nnnnmmmm1000	-	Test result	_
TST	#imm,R0	R0 & imm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	11001000iiiiiii	_	Test result	_
TST.B	#imm, @(R0,GBR)	(R0 + GBR) & imm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	11001100iiiiiiii	_	Test result	_
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010	_	_	_

Instruction		Operation	Instruction Code	Privileged	T Bit	New
XOR	#imm,R0	$R0 \land imm \to R0$	11001010iiiiiii	_	_	
XOR.B	#imm, @(R0,GBR)	$\begin{array}{c} (\text{R0 + GBR}) \land \text{imm} \rightarrow \\ (\text{R0 + GBR}) \end{array}$	11001110iiiiiii	_	_	

Table 3.7 Shift Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
ROTL	Rn	$T \leftarrow Rn \leftarrow MSB$	0100nnnn00000100	_	MSB	_
ROTR	Rn	$LSB \to Rn \to T$	0100nnnn00000101	_	LSB	_
ROTCL	Rn	$T \leftarrow Rn \leftarrow T$	0100nnnn00100100	_	MSB	_
ROTCR	Rn	$T \to Rn \to T$	0100nnnn00100101	_	LSB	_
SHAD	Rm,Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [MSB \rightarrow Rn]	0100nnnnmmm1100	_	_	_
SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	_	MSB	_
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	_	LSB	_
SHLD	Rm,Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [0 \rightarrow Rn]	0100nnnnmmm1101	_	_	_
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	_	MSB	_
SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	_	LSB	_
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	_	_	_
SHLR2	Rn	$Rn >> 2 \rightarrow Rn$	0100nnnn00001001	_	_	_
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	_	_	_
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	_	_	_
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	_	_	_
SHLR16	Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnn00101001	_	_	_



Table 3.8 Branch Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
BF	label	When T = 0, disp \times 2 + PC + 4 \rightarrow PC When T = 1, nop	10001011dddddddd	-	_	_
BF/S	label	Delayed branch; when T = 0, disp \times 2 + PC + 4 \rightarrow PC When T = 1, nop	10001111dddddddd	_	_	_
ВТ	label	When T = 1, disp \times 2 + PC + 4 \rightarrow PC When T = 0, nop	10001001dddddddd	-	_	_
BT/S	label	Delayed branch; when T = 1, disp \times 2 + PC + 4 \rightarrow PC When T = 0, nop	10001101dddddddd	-	_	_
BRA	label	Delayed branch, disp \times 2 + PC + 4 \rightarrow PC	1010dddddddddddd	_	_	_
BRAF	Rn	Delayed branch, Rn + PC + 4 \rightarrow PC	0000nnnn00100011	_	_	_
BSR	label	Delayed branch, PC + 4 \rightarrow PR, disp × 2 + PC + 4 \rightarrow PC	1011dddddddddddd	_	_	_
BSRF	Rn	Delayed branch, PC + 4 \rightarrow PR, Rn + PC + 4 \rightarrow PC	0000nnnn00000011	_	_	_
JMP	@Rn	Delayed branch, $Rn \rightarrow PC$	0100nnnn00101011	_	_	_
JSR	@Rn	Delayed branch, PC + 4 \rightarrow PR, Rn \rightarrow PC	0100nnnn00001011			
RTS		Delayed branch, $PR \rightarrow PC$	000000000001011	_	_	

Table 3.9 System Control Instructions

Instruction	on	Operation	Instruction Code	Privileged	T Bit	New
CLRMAC		$0 \rightarrow MACH$, MACL	000000000101000	_	_	_
CLRS		$0 \rightarrow S$	0000000001001000	_	_	_
CLRT		$0 \rightarrow T$	000000000001000	_	0	_
ICBI	@Rn	Invalidates instruction cache block	0000nnnn11100011	_	_	New
LDC	Rm,SR	$Rm \to SR$	0100mmmm00001110	Privileged	LSB	_
LDC	Rm,GBR	$Rm \to GBR$	0100mmmm00011110	_	_	_
LDC	Rm,VBR	$Rm \rightarrow VBR$	0100mmmm00101110	Privileged	_	_
LDC	Rm,SGR	$Rm \to SGR$	0100mmmm00111010	Privileged	_	New

Instruction		Operation	Instruction Code	Privileged	T Bit	New
LDC	Rm,SSR	$Rm \to SSR$	0100mmmm00111110	Privileged	_	_
LDC	Rm,SPC	$Rm \to SPC$	0100mmmm01001110	Privileged	_	_
LDC	Rm,DBR	$Rm \to DBR$	0100mmmm11111010	Privileged	_	_
LDC	Rm,Rn_BANK	$Rm \rightarrow Rn_BANK (n = 0 \text{ to } 7)$	0100mmmm1nnn1110	Privileged	_	_
LDC.L	@Rm+,SR	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	0100mmmm00000111	Privileged	LSB	_
LDC.L	@Rm+,GBR	$(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	0100mmmm00010111	_	_	_
LDC.L	@Rm+,VBR	$(Rm) \rightarrow VBR,Rm + 4 \rightarrow Rm$	0100mmmm00100111	Privileged	_	_
LDC.L	@Rm+,SGR	$(Rm) \rightarrow SGR, Rm + 4 \rightarrow Rm$	0100mmmm00110110	Privileged	_	New
LDC.L	@Rm+,SSR	$(Rm) \rightarrow SSR, Rm + 4 \rightarrow Rm$	0100mmmm00110111	Privileged	_	_
LDC.L	@Rm+,SPC	$(Rm) \rightarrow SPC, Rm + 4 \rightarrow Rm$	0100mmmm01000111	Privileged	_	_
LDC.L	@Rm+,DBR	$(Rm) \rightarrow DBR, Rm + 4 \rightarrow Rm$	0100mmmm11110110	Privileged	_	_
LDC.L	@Rm+,Rn_ BANK	$(Rm) \rightarrow Rn_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmmlnnn0111	Privileged	_	_
LDS	Rm,MACH	$Rm \to MACH$	0100mmmm00001010	_	_	_
LDS	Rm,MACL	$Rm \to MACL$	0100mmmm00011010	_		_
LDS	Rm,PR	$Rm \to PR$	0100mmmm00101010	_		_
LDS.L	@Rm+,MACH	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	0100mmmm00000110	_	_	_
LDS.L	@Rm+,MACL	$\begin{array}{c} \text{(Rm)} \rightarrow \text{MACL, Rm} + 4 \rightarrow \\ \text{Rm} \end{array}$	0100mmmm00010110	_	_	_
LDS.L	@Rm+,PR	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110	_	_	_
LDTLB		$PTEH/PTEL\;(/PTEA)\toTLB$	000000000111000	Privileged	_	_
MOVCA.L	R0,@Rn	$R0 \rightarrow (Rn)$ (without fetching cache block)	0000nnnn11000011	_	_	_
NOP		No operation	0000000000001001	_		_
OCBI	@Rn	Invalidates operand cache block	0000nnnn10010011	_	_	_
OCBP	@Rn	Writes back and invalidates operand cache block	0000nnnn10100011	_	_	_
OCBWB	@Rn	Writes back operand cache block	0000nnnn10110011	_	_	_
PREF	@Rn	$(Rn) \to operand\; cache$	0000nnnn10000011	_	_	_
PREFI	@Rn	Reads 32-byte instruction block into instruction cache	0000nnnn11010011	_	_	New
RTE		Delayed branch, SSR/SPC → SR/PC	000000000101011	Privileged	_	_



Instruction	1	Operation	Instruction Code	Privileged	T Bit	New
SETS		$1 \rightarrow S$	000000001011000	_	_	_
SETT		$1 \rightarrow T$	000000000011000	_	1	_
SLEEP		Sleep or standby	000000000011011	Privileged	_	_
STC	SR,Rn	$SR \rightarrow Rn$	0000nnnn00000010	Privileged	_	_
STC	GBR,Rn	$GBR \to Rn$	0000nnnn00010010	_	_	_
STC	VBR,Rn	$VBR \to Rn$	0000nnnn00100010	Privileged	_	_
STC	SSR,Rn	$SSR \to Rn$	0000nnnn00110010	Privileged	_	_
STC	SPC,Rn	$SPC \to Rn$	0000nnnn01000010	Privileged	_	_
STC	SGR,Rn	$SGR \to Rn$	0000nnnn00111010	Privileged	_	_
STC	DBR,Rn	$DBR \to Rn$	0000nnnn11111010	Privileged	_	_
STC	Rm_BANK,Rn	$Rm_BANK \rightarrow Rn$ $(m = 0 \text{ to } 7)$	0000nnnn1mmm0010	Privileged	_	_
STC.L	SR,@-Rn	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	0100nnnn00000011	Privileged	_	_
STC.L	GBR,@-Rn	$Rn - 4 \rightarrow Rn, GBR \rightarrow$ (Rn)	0100nnnn00010011	_	_	_
STC.L	VBR,@-Rn	$Rn - 4 \rightarrow Rn, VBR \rightarrow$ (Rn)	0100nnnn00100011	Privileged	_	_
STC.L	SSR,@-Rn	$Rn - 4 \rightarrow Rn, SSR \rightarrow$ (Rn)	0100nnnn00110011	Privileged	_	_
STC.L	SPC,@-Rn	$\begin{array}{c} \text{Rn} - 4 \rightarrow \text{Rn, SPC} \rightarrow \\ \text{(Rn)} \end{array}$	0100nnnn01000011	Privileged	_	_
STC.L	SGR,@-Rn	$Rn - 4 \rightarrow Rn, SGR \rightarrow$ (Rn)	0100nnnn00110010	Privileged	_	_
STC.L	DBR,@-Rn	$\begin{array}{c} \text{Rn} - 4 \rightarrow \text{Rn, DBR} \rightarrow \\ \text{(Rn)} \end{array}$	0100nnnn11110010	Privileged	_	_
STC.L	Rm_BANK,@- Rn	$Rn - 4 \rightarrow Rn$, $Rm_BANK \rightarrow (Rn)$ (m = 0 to 7)	0100nnnn1mmm0011	Privileged	_	_
STS	MACH,Rn	$MACH \rightarrow Rn$	0000nnnn00001010	_	_	_
STS	MACL,Rn	$MACL \to Rn$	0000nnnn00011010	_	_	_
STS	PR,Rn	$PR \rightarrow Rn$	0000nnnn00101010	_	_	_
STS.L	MACH,@-Rn	$\begin{array}{c} \text{Rn} - 4 \rightarrow \text{Rn, MACH} \rightarrow \\ \text{(Rn)} \end{array}$	0100nnnn00000010	_	_	_
STS.L	MACL,@-Rn	$Rn - 4 \rightarrow Rn, MACL \rightarrow$ (Rn)	0100nnnn00010010	_	_	_
STS.L	PR,@-Rn	$Rn-4 \to Rn, PR \to (Rn)$	0100nnnn00100010	_	_	

Instruction	Operation	Instruction Code	Privileged	T Bit	New
SYNCO	Data accesses invoked by the following instructions are not executed until execution of data accesses which precede this instruction has been completed.	0000000010101011	-	_	New
TRAPA #imm	PC + 2 \rightarrow SPC, SR \rightarrow SSR, R15 \rightarrow SGR, 1 \rightarrow SR.MD/BL/RB, #imm << 2 \rightarrow TRA, H'160 \rightarrow EXPEVT, VBR + H'0100 \rightarrow PC		_	_	_

Table 3.10 Floating-Point Single-Precision Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
FLDI0	FRn	$H'0000\ 0000 \to FRn$	1111nnnn10001101	_	_	_
FLDI1	FRn	H'3F80 0000 → FRn	1111nnnn10011101	_	_	
FMOV	FRm,FRn	$FRm \to FRn$	1111nnnnmmmm1100	_	_	_
FMOV.S	@Rm,FRn	$(Rm) \rightarrow FRn$	1111nnnnmmmm1000	_	_	
FMOV.S	@(R0,Rm),FRn	$(R0 + Rm) \rightarrow FRn$	1111nnnnmmmm0110	_	_	_
FMOV.S	@Rm+,FRn	$(Rm) \rightarrow FRn, Rm + 4 \rightarrow Rm$	1111nnnnmmmm1001	_	_	_
FMOV.S	FRm,@Rn	FRm o (Rn)	1111nnnnmmmm1010	_	_	_
FMOV.S	FRm,@-Rn	$Rn-4 \rightarrow Rn, FRm \rightarrow (Rn)$	1111nnnnmmmm1011	_	_	_
FMOV.S	FRm,@(R0,Rn)	$FRm \rightarrow (R0 + Rn)$	1111nnnnmmmm0111	_	_	_
FMOV	DRm,DRn	$DRm \to DRn$	1111nnn0mmm01100	_	_	_
FMOV	@Rm,DRn	$(Rm) \rightarrow DRn$	1111nnn0mmmm1000	_	_	_
FMOV	@(R0,Rm),DRn	$(R0 + Rm) \rightarrow DRn$	1111nnn0mmmm0110	_	_	_
FMOV	@Rm+,DRn	$(Rm) \rightarrow DRn, Rm + 8 \rightarrow Rm$	1111nnn0mmmm1001	_	_	_
FMOV	DRm,@Rn	$DRm \to (Rn)$	1111nnnnmmm01010	_	_	_
FMOV	DRm,@-Rn	$Rn-8 \rightarrow Rn, DRm \rightarrow (Rn)$	1111nnnnmmm01011	_	_	_
FMOV	DRm,@(R0,Rn)	$DRm \rightarrow (R0 + Rn)$	1111nnnnmmm00111	_	_	_
FLDS	FRm,FPUL	$FRm \to FPUL$	1111mmmm00011101	_	_	_
FSTS	FPUL,FRn	$FPUL \to FRn$	1111nnnn00001101	_	_	_
FABS	FRn	FRn & H'7FFF FFFF \rightarrow FRn	1111nnnn01011101	_	_	



Instruction		Operation	Instruction Code	Privileged	T Bit	New
FADD	FRm,FRn	$FRn + FRm \to FRn$	1111nnnnmmmm0000	_	_	_
FCMP/EQ	FRm,FRn	When FRn = FRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnnnmmmm0100	_	Comparis on result	_
FCMP/GT	FRm,FRn	When FRn > FRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnnnmmmm0101	_	Comparis on result	_
FDIV	FRm,FRn	$FRn/FRm \to FRn$	1111nnnnmmmm0011	_	_	
FLOAT	FPUL,FRn	(float) $FPUL \rightarrow FRn$	1111nnnn00101101	_	_	_
FMAC	FR0,FRm,FRn	$FR0*FRm + FRn \rightarrow FRn$	1111nnnnmmmm1110	_	_	_
FMUL	FRm,FRn	$FRn*FRm \rightarrow FRn$	1111nnnnmmmm0010	_	_	_
FNEG	FRn	$FRn \wedge H'8000\ 0000 \rightarrow FRn$	1111nnnn01001101	_	_	_
FSQRT	FRn	$\sqrt{FRn} \rightarrow FRn$	1111nnnn01101101	_	_	_
FSUB	FRm,FRn	$FRn - FRm \to FRn$	1111nnnnmmmm0001	_	_	_
FTRC	FRm,FPUL	(long) FRm \rightarrow FPUL	1111mmmm00111101	_	_	_

Table 3.11 Floating-Point Double-Precision Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
FABS	DRn	DRn & H'7FFF FFFF FFFF FFFF \rightarrow DRn	1111nnn001011101	_	_	_
FADD	DRm,DRn	$DRn + DRm \to DRn$	1111nnn0mmm00000	_	_	_
FCMP/EQ	DRm,DRn	When DRn = DRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnn0mmm00100	_	Comparison result	_
FCMP/GT	DRm,DRn	When DRn > DRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnn0mmm00101	_	Comparison result	_
FDIV	DRm,DRn	$DRn/DRm\toDRn$	1111nnn0mmm00011	_	_	_
FCNVDS	DRm,FPUL	$\begin{array}{l} \text{double_to_ float(DRm)} \rightarrow \\ \text{FPUL} \end{array}$	1111mmm010111101	_	_	_
FCNVSD	FPUL,DRn	float_to_ double (FPUL) \rightarrow DRn	1111nnn010101101	_	_	_
FLOAT	FPUL,DRn	$(float)FPUL \to DRn$	1111nnn000101101	_	_	_
FMUL	DRm,DRn	$DRn * DRm \to DRn$	1111nnn0mmm00010	_	_	_
FNEG	DRn	DRn ^ H'8000 0000 0000 0000 → DRn	1111nnn001001101	_	_	_
FSQRT	DRn	$\sqrt{DRn} \rightarrow DRn$	1111nnn001101101	_	_	_
FSUB	DRm,DRn	$DRn-DRm\toDRn$	1111nnn0mmm00001	_	_	_
FTRC	DRm,FPUL	(long) DRm \rightarrow FPUL	1111mmm000111101	_	_	_

Table 3.12 Floating-Point Control Instructions

Instru	ction	Operation	Instruction Code	Privileged	T Bit	New
LDS	Rm,FPSCR	$Rm \to FPSCR$	0100mmmm01101010	_	_	_
LDS	Rm,FPUL	$Rm \to FPUL$	0100mmmm01011010	_	_	_
LDS.L	@Rm+,FPSCR	$(Rm) \to FPSCR, Rm{+}4 \to Rm$	0100mmmm01100110	_	_	_
LDS.L	@Rm+,FPUL	$(Rm) \to FPUL, \ Rm+4 \to Rm$	0100mmmm01010110	_	_	_
STS	FPSCR,Rn	$FPSCR \to Rn$	0000nnnn01101010	_	_	_
STS	FPUL,Rn	$FPUL \to Rn$	0000nnnn01011010	_	_	_
STS.L	FPSCR,@-Rn	$Rn - 4 \rightarrow Rn, FPSCR \rightarrow (Rn)$	0100nnnn01100010	_	_	_
STS.L	FPUL,@-Rn	$Rn-4 \to Rn, FPUL \to (Rn)$	0100nnnn01010010	_	_	

Table 3.13 Floating-Point Graphics Acceleration Instructions

Instruction		Operation	Instruction Code	Privileged T Bit		New
FMOV	DRm,XDn	$DRm \to XDn$	1111nnn1mmm01100	_	_	_
FMOV	XDm,DRn	$XDm \rightarrow DRn$	1111nnn0mmm11100	_	_	_
FMOV	XDm,XDn	$XDm \rightarrow XDn$	1111nnn1mmm11100	_	_	_
FMOV	@Rm,XDn	$(Rm) \rightarrow XDn$	1111nnn1mmmm1000	_	_	_
FMOV	@Rm+,XDn	$(Rm) \rightarrow XDn, Rm + 8 \rightarrow Rm$	1111nnn1mmmm1001	_	_	_
FMOV	@(R0,Rm),XDn	$(R0 + Rm) \rightarrow XDn$	1111nnn1mmmm0110	_	_	_
FMOV	XDm,@Rn	$XDm \rightarrow (Rn)$	1111nnnnmmm11010	_	_	_
FMOV	XDm,@-Rn	$Rn - 8 \rightarrow Rn, XDm \rightarrow (Rn)$	1111nnnnmmm11011	_	_	_
FMOV	XDm,@(R0,Rn)	$XDm \rightarrow (R0 + Rn)$	1111nnnnmmm10111	_	_	_
FIPR	FVm,FVn	inner_product (FVm, FVn) \rightarrow FR[n+3]	1111nnmm11101101	_	_	_
FTRV	XMTRX,FVn	$\begin{array}{l} \text{transform_vector (XMTRX,} \\ \text{FVn)} \rightarrow \text{FVn} \end{array}$	1111nn0111111101	_	_	_
FRCHG		~FPSCR.FR \rightarrow FPSCR.FR	11111011111111101	_	_	_
FSCHG		${\sim}FPSCR.SZ \to FPSCR.SZ$	1111001111111101	_	_	_
FPCHG		${\sim}FPSCR.PR \to FPSCR.PR$	11110111111111101	_	_	New
FSRRA	FRn	$1/sqrt(FRn) \rightarrow FRn$	1111nnnn01111101	_	_	New
FSCA	FPUL,DRn	$\begin{array}{c} sin(FPUL) \rightarrow FRn \\ cos(FPUL) \rightarrow FR[n+1] \end{array}$	1111nnn011111101	—	_	New

Note: * sqrt(FRn) is the square root of FRn.



Section 4 Pipelining

The SH-4A is a 2-ILP (instruction-level-parallelism) superscalar pipelining microprocessor. Instruction execution is pipelined, and two instructions can be executed in parallel.

4.1 Pipelines

Figure 4.1 shows the basic pipelines. Normally, a pipeline consists of eight stages: instruction fetch (I1/I2/I3), decode and register read (ID), execution (E1/E2/E3), and write-back (WB). An instruction is executed as a combination of basic pipelines.

	12	13	ID	E	Ξ1	E2	E3	W	B
-Instruction fetch		-Predecode	-Instruction decode -Issue -Register read	-Forward	ding	-Operation		-Write-ba	ack
General Load/Sto	re Pipeline								
l1	l2	13	ID	E	Ξ1	E2	E3	W	B
-Instruction fetch		-Predecode	-Instruction decode -Issue -Register rea	-Addres calculated	-	-Memory data	access	-Write-ba	ack
Special Pipeline									
I1 -Instruction fetch	12	-Predecode	-Instruction	-Forward	E1	-Operation	E3		B_
Special Load/Sto	re Pipeline		decode -Issue -Register read	i	arig			¦-Write-ba	ion
I1	12	l3	ID	E	<u> </u>	E2	E3	l W	'B
-Instruction fetch		-Predecode	ID Instruction decode Issue Register read		≣1	E2	E3	W	ľB
			-Instruction decode -Issue					•	'B
-Instruction fetch	peline	-Predecode	-Instruction decode -Issue -Register read	d :	FS:	2 FS	3 1	•	=S
-Instruction fetch -Ioating-Point Pip -Instruction fetch	peline I2 Extended Pip	-Predecode	Instruction decode -I-ssue -Register read	FS1 Register read orwarding	FS:	2 FS	3 Oper	FS4 Iration -Opera	S ation -bacl
-Instruction fetch -Instruction fetch -Instruction fetch	peline 12	-Predecode	ID Instruction -Register read	FS1 Register read forwarding	FS.	2 FS	3 1	FS4 I	=S ation -back

Figure 4.1 Basic Pipelines

Figure 4.2 shows the instruction execution patterns. Representations in figure 4.2 and their descriptions are listed in table 4.1.

Table 4.1 Representations of Instruction Execution Patterns

Representation	Description
E1 E2 E3 WB	CPU EX pipe is occupied
S1 S2 S3 WB	CPU LS pipe is occupied (with memory access)
s1 s2 s3 WB	CPU LS pipe is occupied (without memory access)
E1/S1	Either CPU EX pipe or CPU LS pipe is occupied
E1S1 E1s1	Both CPU EX pipe and CPU LS pipe are occupied
M2 M3 MS	CPU MULT operation unit is occupied
FE1 FE2 FE3 FE4 FE5 FE6 FS	FPU-EX pipe is occupied
FS1 FS2 FS3 FS4 FS	FPU-LS pipe is occupied
ID	ID stage is locked
<u></u>	Both CPU and FPU pipes are occupied




Figure 4.2 Instruction Execution Patterns (1)




Figure 4.2 Instruction Execution Patterns (2)




Figure 4.2 Instruction Execution Patterns (3)




Figure 4.2 Instruction Execution Patterns (4)




Figure 4.2 Instruction Execution Patterns (5)




Figure 4.2 Instruction Execution Patterns (6)




Figure 4.2 Instruction Execution Patterns (7)




Figure 4.2 Instruction Execution Patterns (8)




Figure 4.2 Instruction Execution Patterns (9)

4.2 Parallel-Executability

Instructions are categorized into six groups according to the internal function blocks used, as shown in table 4.2. Table 4.3 shows the parallel-executability of pairs of instructions in terms of groups. For example, ADD in the EX group and BRA in the BR group can be executed in parallel.

Table 4.2 Instruction Groups

Instruction Group		Instru	ction	
EX	ADD	DT	ROTL	SHLR8
	ADDC	EXTS	ROTR	SHLR16
	ADDV	EXTU	SETS	SUB
	AND #imm,R0	MOVT	SETT	SUBC
	AND Rm,Rn	MUL.L	SHAD	SUBV
	CLRMAC	MULS.W	SHAL	SWAP
	CLRS	MULU.W	SHAR	TST #imm,R0
	CLRT	NEG	SHLD	TST Rm,Rn
	CMP	NEGC	SHLL	XOR #imm,R0
	DIVOS	NOT	SHLL2	XOR Rm,Rn
	DIV0U	OR #imm,R0	SHLL8	XTRCT
	DIV1	OR Rm,Rn	SHLL16	
	DMUS.L	ROTCL	SHLR	
	DMULU.L	ROTCR	SHLR2	
MT	MOV #imm,Rn	MOV Rm,Rn	NOP	
BR	BF	BRAF	BT	JSR
	BF/S	BSR	BT/S	RTS
	BRA	BSRF	JMP	
LS	FABS	FMOV.S FR,@adr	MOV.[BWL] @adr,R	STC CR2,Rn
	FNEG	FSTS	MOV.[BWL] R,@adr	STC.L CR2,@-Rn
	FLDI0	LDC Rm,CR1	MOVA	STS SR2,Rn
	FLDI1	LDC.L @Rm+,CR1	MOVCA.L	STS.L SR2,@-Rn
	FLDS	LDS Rm,SR1	MOVUA	STS SR1,Rn
	FMOV @adr,FR	LDS Rm,SR2	OCBI	STS.L SR1,@-Rn
	FMOV FR,@adr	LDS.L @adr,SR2	OCBP	
	FMOV FR,FR	LDS.L @Rm+,SR1	OCBWB	
	FMOV.S @adr,FR	LDS.L @Rm+,SR2	PREF	







Group		Instru	ıction	
FE	FADD	FDIV	FRCHG	FSCA
	FSUB	FIPR	FSCHG	FSRRA
	FCMP (S/D)	FLOAT	FSQRT	FPCHG
	FCNVDS	FMAC	FTRC	
	FCNVSD	FMUL	FTRV	
CO	AND.B #imm,@(R0,GBR)	LDC.L @Rm+,SR	PREFI	TRAPA
	ICBI	LDTLB	RTE	TST.B #imm,@(R0,GBR)
	LDC Rm,DBR	MAC.L	SLEEP	XOR.B #imm,@(R0,GBR)
	LDC Rm, SGR	MAC.W	STC SR,Rn	
	LDC Rm,SR	MOVCO	STC.L SR,@-Rn	
	LDC.L @Rm+,DBR	MOVLI	SYNCO	
	LDC.L @Rm+,SGR	OR.B #imm,@(R0,GBR)	TAS.B	

[Legend]

Instruction

R: Rm/Rn @adr: Address

SR1: MACH/MACL/PR SR2: FPUL/FPSCR

CR1: GBR/Rp_BANK/SPC/SSR/VBR

CR2: CR1/DBR/SGR

FR: FRm/FRn/DRm/DRn/XDm/XDn

The parallel execution of two instructions can be carried out under following conditions.

- 1. Both addr (preceding instruction) and addr+2 (following instruction) are specified within the minimum page size (1 Kbyte).
- 2. The execution of these two instructions is supported in table 4.3, Combination of Preceding and Following Instructions.
- 3. Data used by an instruction of addr does not conflict with data used by a previous instruction
- 4. Data used by an instruction of addr+2 does not conflict with data used by a previous instruction
- 5. Both instructions are valid

Table 4.3 **Combination of Preceding and Following Instructions**

Preceding Instruction (addr)

		EX	MT	BR	LS	FE	СО
Following Instruction (addr+2)	EX	No	Yes	Yes	Yes	Yes	
	MT	Yes	Yes	Yes	Yes	Yes	
(addi+Z)	BR	Yes	Yes	No	Yes	Yes	
	LS	Yes	Yes	Yes	No	Yes	
	FE	Yes	Yes	Yes	Yes	No	
	СО						No




4.3 **Issue Rates and Execution Cycles**

Instruction execution cycles are summarized in table 4.4. Instruction Group in the table 4.4 corresponds to the category in the table 4.2. Penalty cycles due to a pipeline stall are not considered in the issue rates and execution cycles in this section.

1. Issue Rate

Issue rates indicates the issue period between one instruction and next instruction.


E.g. AND.B instruction





[l1	12	13	ID	S1	S2	S3	WB			
					ID	S1	S2	S3	WB		
					t O				M2	M3	MS
				Issue	rate: 2	i					
Nο	xt instr	iction I	(14)	(12)	(13)	(ID)					
IVC	AL III ISLI	action	(11)	(12)	(13)	(ID)					

2. Execution Cycles

Execution cycles indicates the cycle counts an instruction occupied the pipeline based on the next rules.












Table 4.4 Issue Rates and Execution Cycles

Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Data transfer	1	EXTS.B	Rm,Rn	EX	1	1	2-1
instructions	2	EXTS.W	Rm,Rn	EX	1	1	2-1
	3	EXTU.B	Rm,Rn	EX	1	1	2-1
	4	EXTU.W	Rm,Rn	EX	1	1	2-1
	5	MOV	Rm,Rn	MT	1	1	2-4
	6	MOV	#imm,Rn	MT	1	1	2-3
	7	MOVA	@(disp,PC),R0	LS	1	1	2-2
	8	MOV.W	@(disp,PC),Rn	LS	1	1	3-1
	9	MOV.L	@(disp,PC),Rn	LS	1	1	3-1
	10	MOV.B	@Rm,Rn	LS	1	1	3-1
	11	MOV.W	@Rm,Rn	LS	1	1	3-1
	12	MOV.L	@Rm,Rn	LS	1	1	3-1
	13	MOV.B	@Rm+,Rn	LS	1	1	3-1
	14	MOV.W	@Rm+,Rn	LS	1	1	3-1
	15	MOV.L	@Rm+,Rn	LS	1	1	3-1
	16	MOV.B	@(disp,Rm),R0	LS	1	1	3-1
	17	MOV.W	@(disp,Rm),R0	LS	1	1	3-1
	18	MOV.L	@(disp,Rm),Rn	LS	1	1	3-1
	19	MOV.B	@(R0,Rm),Rn	LS	1	1	3-1
	20	MOV.W	@(R0,Rm),Rn	LS	1	1	3-1
	21	MOV.L	@(R0,Rm),Rn	LS	1	1	3-1
	22	MOV.B	@(disp,GBR),R0	LS	1	1	3-1
	23	MOV.W	@(disp, GBR),R0	LS	1	1	3-1
	24	MOV.L	@(disp, GBR),R0	LS	1	1	3-1
	25	MOV.B	Rm,@Rn	LS	1	1	3-1
	26	MOV.W	Rm,@Rn	LS	1	1	3-1
	27	MOV.L	Rm,@Rn	LS	1	1	3-1
	28	MOV.B	Rm,@-Rn	LS	1	1	3-1
	29	MOV.W	Rm,@-Rn	LS	1	1	3-1





Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Data transfer	30	MOV.L	Rm,@-Rn	LS	1	1	3-1
instructions	31	MOV.B	R0,@(disp,Rn)	LS	1	1	3-1
	32	MOV.W	R0,@(disp,Rn)	LS	1	1	3-1
	33	MOV.L	Rm,@(disp,Rn)	LS	1	1	3-1
	34	MOV.B	Rm,@(R0,Rn)	LS	1	1	3-1
	35	MOV.W	Rm,@(R0,Rn)	LS	1	1	3-1
	36	MOV.L	Rm,@(R0,Rn)	LS	1	1	3-1
	37	MOV.B	R0,@(disp,GBR)	LS	1	1	3-1
	38	MOV.W	R0,@(disp,GBR)	LS	1	1	3-1
	39	MOV.L	R0,@(disp,GBR)	LS	1	1	3-1
	40	MOVCA.L	R0,@Rn	LS	1	1	3-4
	41	MOVCO.L	R0,@Rn	СО	1	1	3-9
	42	MOVLI.L	@Rm,R0	СО	1	1	3-8
	43	MOVUA.L	@Rm,R0	LS	2	2	3-10
	44	MOVUA.L	@Rm+,R0	LS	2	2	3-10
	45	MOVT	Rn	EX	1	1	2-1
	46	OCBI	@Rn	LS	1	1	3-4
	47	OCBP	@Rn	LS	1	1	3-4
	48	OCBWB	@Rn	LS	1	1	3-4
	49	PREF	@Rn	LS	1	1	3-4
	50	SWAP.B	Rm,Rn	EX	1	1	2-1
	51	SWAP.W	Rm,Rn	EX	1	1	2-1
	52	XTRCT	Rm,Rn	EX	1	1	2-1
Fixed-point	53	ADD	Rm,Rn	EX	1	1	2-1
arithmetic instructions	54	ADD	#imm,Rn	EX	1	1	2-1
manachona	55	ADDC	Rm,Rn	EX	1	1	2-1
	56	ADDV	Rm,Rn	EX	1	1	2-1
	57	CMP/EQ	#imm,R0	EX	1	1	2-1
	58	CMP/EQ	Rm,Rn	EX	1	1	2-1
	59	CMP/GE	Rm,Rn	EX	1	1	2-1


Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Fixed-point	60	CMP/GT	Rm,Rn	EX	1	1	2-1
arithmetic instructions	61	CMP/HI	Rm,Rn	EX	1	1	2-1
mondono	62	CMP/HS	Rm,Rn	EX	1	1	2-1
	63	CMP/PL	Rn	EX	1	1	2-1
	64	CMP/PZ	Rn	EX	1	1	2-1
	65	CMP/STR	Rm,Rn	EX	1	1	2-1
	66	DIV0S	Rm,Rn	EX	1	1	2-1
	67	DIV0U		EX	1	1	2-1
	68	DIV1	Rm,Rn	EX	1	1	2-1
	69	DMULS.L	Rm,Rn	EX	1	2	5-6
	70	DMULU.L	Rm,Rn	EX	1	2	5-6
	71	DT	Rn	EX	1	1	2-1
	72	MAC.L	@Rm+,@Rn+	СО	2	5	5-9
	73	MAC.W	@Rm+,@Rn+	СО	2	4	5-8
	74	MUL.L	Rm,Rn	EX	1	2	5-6
	75	MULS.W	Rm,Rn	EX	1	1	5-5
	76	MULU.W	Rm,Rn	EX	1	1	5-5
	77	NEG	Rm,Rn	EX	1	1	2-1
	78	NEGC	Rm,Rn	EX	1	1	2-1
	79	SUB	Rm,Rn	EX	1	1	2-1
	80	SUBC	Rm,Rn	EX	1	1	2-1
	81	SUBV	Rm,Rn	EX	1	1	2-1
Logical	82	AND	Rm,Rn	EX	1	1	2-1
instructions	83	AND	#imm,R0	EX	1	1	2-1
	84	AND.B	#imm,@(R0,GBR)	СО	3	3	3-2
	85	NOT	Rm,Rn	EX	1	1	2-1
	86	OR	Rm,Rn	EX	1	1	2-1
	87	OR	#imm,R0	EX	1	1	2-1
	88	OR.B	#imm,@(R0,GBR)	СО	3	3	3-2
	89	TAS.B	@Rn	CO	4	4	3-3





Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Logical	90	TST	Rm,Rn	EX	1	1	2-1
instructions	91	TST	#imm,R0	EX	1	1	2-1
	92	TST.B	#imm,@(R0,GBR)	СО	3	3	3-2
	93	XOR	Rm,Rn	EX	1	1	2-1
	94	XOR	#imm,R0	EX	1	1	2-1
	95	XOR.B	#imm,@(R0,GBR)	СО	3	3	3-2
Shift	96	ROTL	Rn	EX	1	1	2-1
instructions	97	ROTR	Rn	EX	1	1	2-1
	98	ROTCL	Rn	EX	1	1	2-1
	99	ROTCR	Rn	EX	1	1	2-1
	100	SHAD	Rm,Rn	EX	1	1	2-1
	101	SHAL	Rn	EX	1	1	2-1
	102	SHAR	Rn	EX	1	1	2-1
	103	SHLD	Rm,Rn	EX	1	1	2-1
	104	SHLL	Rn	EX	1	1	2-1
	105	SHLL2	Rn	EX	1	1	2-1
	106	SHLL8	Rn	EX	1	1	2-1
	107	SHLL16	Rn	EX	1	1	2-1
	108	SHLR	Rn	EX	1	1	2-1
	109	SHLR2	Rn	EX	1	1	2-1
	110	SHLR8	Rn	EX	1	1	2-1
	111	SHLR16	Rn	EX	1	1	2-1
Branch	112	BF	disp	BR	1+0 to 2	1	1-1
instructions	113	BF/S	disp	BR	1+0 to 2	1	1-1
	114	ВТ	disp	BR	1+0 to 2	1	1-1
	115	BT/S	disp	BR	1+0 to 2	1	1-1
	116	BRA	disp	BR	1+0 to 2	1	1-1
	117	BRAF	Rm	BR	1+3	1	1-2
	118	BSR	disp	BR	1+0 to 2	1	1-1
	119	BSRF	Rm	BR	1+3	1	1-2


Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Branch	120	JMP	@Rn	BR	1+3	1	1-2
instructions	121	JSR	@Rn	BR	1+3	1	1-2
	122	RTS		BR	1+0 to 3	1	1-3
System	123	NOP		MT	1	1	2-3
control instruction	124	CLRMAC		EX	1	1	5-7
niou douon	125	CLRS		EX	1	1	2-1
	126	CLRT		EX	1	1	2-1
	127	ICBI	@Rn	СО	8+5+3	13	3-6
	128	SETS		EX	1	1	2-1
	129	SETT		EX	1	1	2-1
	130	PREFI	@Rn	СО	5+5+3	10	3-7
	131	SYNCO		СО	Undefined	Undefined	3-4
	132	TRAPA	#imm	СО	8+5+1	13	1-5
	133	RTE		СО	4+1	4	1-4
	134	SLEEP		СО	Undefined	Undefined	1-6
	135	LDTLB		СО	1	1	3-5
	136	LDC	Rm,DBR	СО	4	4	4-2
	137	LDC	Rm,SGR	СО	4	4	4-2
	138	LDC	Rm,GBR	LS	1	1	4-3
	139	LDC	Rm,Rp_BANK	LS	1	1	4-1
	140	LDC	Rm,SR	СО	4+3	4	4-4
	141	LDC	Rm,SSR	LS	1	1	4-1
	142	LDC	Rm,SPC	LS	1	1	4-1
	143	LDC	Rm,VBR	LS	1	1	4-1
	144	LDC.L	@Rm+,DBR	СО	4	4	4-6
	145	LDC.L	@Rm+,SGR	СО	4	4	4-6
	146	LDC.L	@Rm+,GBR	LS	1	1	4-7
	147	LDC.L	@Rm+,Rp_BANK	LS	1	1	4-5
	148	LDC.L	@Rm+,SR	СО	6+3	4	4-8
	149	LDC.L	@Rm+,SSR	LS	1	1	4-5





Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
System	150	LDC.L	@Rm+,SPC	LS	1	1	4-5
control instructions	151	LDC.L	@Rm+,VBR	LS	1	1	4-5
ilisti detions	152	LDS	Rm,MACH	LS	1	1	5-1
	153	LDS	Rm,MACL	LS	1	1	5-1
	154	LDS	Rm,PR	LS	1	1	4-13
	155	LDS.L	@Rm+,MACH	LS	1	1	5-2
	156	LDS.L	@Rm+,MACL	LS	1	1	5-2
	157	LDS.L	@Rm+,PR	LS	1	1	4-14
	158	STC	DBR,Rn	LS	1	1	4-9
	159	STC	SGR,Rn	LS	1	1	4-9
	160	STC	GBR,Rn	LS	1	1	4-9
	161	STC	Rp_BANK,Rn	LS	1	1	4-9
	162	STC	SR,Rn	СО	1	1	4-10
	163	STC	SSR,Rn	LS	1	1	4-9
	164	STC	SPC,Rn	LS	1	1	4-9
	165	STC	VBR,Rn	LS	1	1	4-9
	166	STC.L	DBR,@-Rn	LS	1	1	4-11
	167	STC.L	SGR,@-Rn	LS	1	1	4-11
	168	STC.L	GBR,@-Rn	LS	1	1	4-11
	169	STC.L	Rp_BANK,@-Rn	LS	1	1	4-11
	170	STC.L	SR,@-Rn	СО	1	1	4-12
	171	STC.L	SSR,@-Rn	LS	1	1	4-11
	172	STC.L	SPC,@-Rn	LS	1	1	4-11
	173	STC.L	VBR,@-Rn	LS	1	1	4-11
	174	STS	MACH,Rn	LS	1	1	5-3
	175	STS	MACL,Rn	LS	1	1	5-3
	176	STS	PR,Rn	LS	1	1	4-15
	177	STS.L	MACH,@-Rn	LS	1	1	5-4
	178	STS.L	MACL,@-Rn	LS	1	1	5-4
	179	STS.L	PR,@-Rn	LS	1	1	4-16

Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Single-	180	FLDI0	FRn	LS	1	1	6-13
precision floating-point	181	FLDI1	FRn	LS	1	1	6-13
instructions	182	FMOV	FRm,FRn	LS	1	1	6-9
	183	FMOV.S	@Rm,FRn	LS	1	1	6-9
	184	FMOV.S	@Rm+,FRn	LS	1	1	6-9
	185	FMOV.S	@(R0,Rm),FRn	LS	1	1	6-9
	186	FMOV.S	FRm,@Rn	LS	1	1	6-9
	187	FMOV.S	FRm,@-Rn	LS	1	1	6-9
	188	FMOV.S	FRm,@(R0,Rn)	LS	1	1	6-9
	189	FLDS	FRm,FPUL	LS	1	1	6-10
	190	FSTS	FPUL,FRn	LS	1	1	6-11
	191	FABS	FRn	LS	1	1	6-12
	192	FADD	FRm,FRn	FE	1	1	6-14
	193	FCMP/EQ	FRm,FRn	FE	1	1	6-14
	194	FCMP/GT	FRm,FRn	FE	1	1	6-14
	195	FDIV	FRm,FRn	FE	1	14	6-15
	196	FLOAT	FPUL,FRn	FE	1	1	6-14
	197	FMAC	FR0,FRm,FRn	FE	1	1	6-14
	198	FMUL	FRm,FRn	FE	1	1	6-14
	199	FNEG	FRn	LS	1	1	6-12
	200	FSQRT	FRn	FE	1	14	6-15
	201	FSUB	FRm,FRn	FE	1	1	6-14
	202	FTRC	FRm,FPUL	FE	1	1	6-14
	203	FMOV	DRm,DRn	LS	1	1	6-9
	204	FMOV	@Rm,DRn	LS	1	1	6-9
	205	FMOV	@Rm+,DRn	LS	1	1	6-9
	206	FMOV	@(R0,Rm),DRn	LS	1	1	6-9
	207	FMOV	DRm,@Rn	LS	1	1	6-9
	208	FMOV	DRm,@-Rn	LS	1	1	6-9
	209	FMOV	DRm,@(R0,Rn)	LS	1	1	6-9







Functional Category	No.	Instruction		Instruction Group	Issue Rate		Execution Pattern
Double-	210	FABS	DRn	LS	1	1	6-12
precision floating-point	211	FADD	DRm,DRn	FE	1	1	6-16
instructions	212	FCMP/EQ	DRm,DRn	FE	1	1	6-16
	213	FCMP/GT	DRm,DRn	FE	1	1	6-16
	214	FCNVDS	DRm,FPUL	FE	1	1	6-16
	215	FCNVSD	FPUL,DRn	FE	1	1	6-16
	216	FDIV	DRm,DRn	FE	1	30	6-18
	217	FLOAT	FPUL,DRn	FE	1	1	6-16
	218	FMUL	DRm,DRn	FE	1	3	6-17
	219	FNEG	DRn	LS	1	1	6-12
	220	FSQRT	DRn	FE	1	30	6-18
	221	FSUB	DRm,DRn	FE	1	1	6-16
	222	FTRC	DRm,FPUL	FE	1	1	6-16
FPU system	223	LDS	Rm,FPUL	LS	1	1	6-1
control instructions	224	LDS	Rm,FPSCR	LS	1	1	6-5
IIISII UCIIOIIS	225	LDS.L	@Rm+,FPUL	LS	1	1	6-3
	226	LDS.L	@Rm+,FPSCR	LS	1	1	6-7
	227	STS	FPUL,Rn	LS	1	1	6-2
	228	STS	FPSCR,Rn	LS	1	1	6-6
	229	STS.L	FPUL,@-Rn	LS	1	1	6-4
	230	STS.L	FPSCR,@-Rn	LS	1	1	6-8
Graphics	231	FMOV	DRm,XDn	LS	1	1	6-9
acceleration instructions	232	FMOV	XDm,DRn	LS	1	1	6-9
IIISII UCIIOIIS	233	FMOV	XDm,XDn	LS	1	1	6-9
	234	FMOV	@Rm,XDn	LS	1	1	6-9
	235	FMOV	@Rm+,XDn	LS	1	1	6-9
	236	FMOV	@(R0,Rm),XDn	LS	1	1	6-9
	237	FMOV	XDm,@Rn	LS	1	1	6-9
	238	FMOV	XDm,@-Rn	LS	1	1	6-9
	239	FMOV	XDm,@(R0,Rn)	LS	1	1	6-9
	240	FIPR	FVm,FVn	FE	1	1	6-19

Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Graphics	241	FRCHG		FE	1	1	6-14
acceleration instructions	242	FSCHG		FE	1	1	6-14
mondono	243	FPCHG		FE	1	1	6-14
	244	FSRRA	FRn	FE	1	1	6-21
	245	FSCA	FPUL,DRn	FE	1	3	6-22
	246	FTRV	XMTRX,FVn	FE	1	4	6-20





Section 5 Exception Handling

5.1 Summary of Exception Handling

Exception handling processing is handled by a special routine which is executed by a reset, general exception handling, or interrupt. For example, if the executing instruction ends abnormally, appropriate action must be taken in order to return to the original program sequence, or report the abnormality before terminating the processing. The process of generating an exception handling request in response to abnormal termination, and passing control to a user-written exception handling routine, in order to support such functions, is given the generic name of exception handling.

The exception handling in the SH-4A is of three kinds: resets, general exceptions, and interrupts.

5.2 Register Descriptions

Table 5.1 lists the configuration of registers related exception handling.

Table 5.1 Register Configuration

Register Name	Abbr.	R/W	P4 Address*	Area 7 Address*	Access Size
TRAPA exception register	TRA	R/W	H'FF00 0020	H'1F00 0020	32
Exception event register	EXPEVT	R/W	H'FF00 0024	H'1F00 0024	32
Interrupt event register	INTEVT	R/W	H'FF00 0028	H'1F00 0028	32
Non-support detection exception register	EXPMASK	R/W	H'FF2F 0004	H'1F2F 0004	32

Note: * P4 is the address when virtual address space P4 area is used. Area 7 is the address when physical address space area 7 is accessed by using the TLB.

Table 5.2 States of Register in Each Operating Mode

		Power-on			
Register Name	Abbr.	Reset	Manual Reset	Sleep	Standby
TRAPA exception register	TRA	Undefined	Undefined	Retained	Retained
Exception event register	EXPEVT	H'0000 0000	H'0000 0020	Retained	Retained
Interrupt event register	INTEVT	Undefined	Undefined	Retained	Retained
Non-support detection exception	EXPMASK	Initialized	Initialized	Retained	Retained
register		(Depends on the product)	(Depends on the product)		

5.2.1 TRAPA Exception Register (TRA)

The TRAPA exception register (TRA) consists of 8-bit immediate data (imm) for the TRAPA instruction. TRA is set automatically by hardware when a TRAPA instruction is executed. TRA can also be modified by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	_	-	_	_				TRA	CODE				_	-
Initial value:	0	0	0	0	0	0	_	_	_	_	_	_	_	_	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
9 to 2	TRACODE	Undefined	R/W	TRAPA Code
				8-bit immediate data of TRAPA instruction is set
1, 0	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.



5.2.2 Exception Event Register (EXPEVT)

The exception event register (EXPEVT) consists of a 12-bit exception code. The exception code set in EXPEVT is that for a reset or general exception event. The exception code is set automatically by hardware when an exception occurs. EXPEVT can also be modified by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	1	_	-	_	_	_	-	_	_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	_	_					Е	XPCOE	E					
Initial value:	0	0	0	0	0	0	0	0	0	0	0/1	0	0	0	0	0
B/W·	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
11 to 0	EXPCODE	H'000 or H'020	R/W	Exception Code
		П 020		The exception code for a reset or general exception is set. For details, see table 5.3.

5.2.3 Interrupt Event Register (INTEVT)

The interrupt event register (INTEVT) consists of a 14-bit exception code. The exception code is set automatically by hardware when an exception occurs. INTEVT can also be modified by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	-	_	_	-	-	_	_	_	-	-	-	_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-						11	NTCOD	E						
Initial value:	0	0	_	_	_	_		_	_	_		_	_	_	_	
R/W·	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	_	All 0	R	Reserved
				For details on reading/writing this bit, see General Precautions on Handling of Product.
13 to 0	INTCODE	Undefined	R/W	Exception Code
				The exception code for an interrupt is set. For details, see table 5.3.

5.2.4 Non-Support Detection Exception Register (EXPMASK)

The non-support detection exception register (EXPMASK) is used to enable or disable the generation of exceptions in response to the use of any of functions 1 to 3 listed below. The functions of 1 to 3 are planned not to be supported in the future SuperH-family products. The exception generation functions of EXPMASK can be used in advance of execution; the detection function then checks for the use of these functions in the software. This will ease the transfer of software to the future SuperH-family products that do not support the respective functions.

- 1. Handling of an instruction other than the NOP instruction in the delay slot of the RTE instruction.
- 2. Handling of the SLEEP instruction in the delay slot of the branch instruction.
- 3. Performance of IC/OC memory-mapped associative write operations.

According to the value of EXPMASK, functions 1 and 2 can generate a slot illegal instruction exception, and 3 can generate a data address error exception.

Generation of each exception can be disabled by writing 1 to the corresponding bit in EXPMASK. However, it is recommended that the above functions should not be used when making a program to maintain the compatibility with the future products.

Use the store instruction of the CPU to update EXPMASK. After updating the register and then reading the register once, execute either of the following instructions. Executing either instruction guarantees the operation with the updated register value.

- Execute the RTE instruction.
- Execute the ICBI instruction for any address (including non-cacheable area).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	_	-	-	-	_	_	-	-	_	-	_	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	MM CAW	-	-	BRDS SLP	RTE DS
Initial value:	0	0	0	0	0	0	0	0	0	0	0	-	0	0	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				For details on reading/writing these bits, see General Precautions on Handling of Product.
4	MMCAW	_	R/W	Memory-Mapped Cache Associative Write
				0: Memory-mapped cache associative write is disabled. (A data address error exception will occur.)
				1: Memory-mapped cache associative write is enabled.
				For further details, refer to section 8.6.5, Memory-Mapped Cache Associative Write Operation.
3, 2	_	All 0	R	Reserved
				For details on reading/writing these bits, see General Precautions on Handling of Product.
1	BRDSSLP	_	R/W	Delay Slot SLEEP Instruction
				O: The SLEEP instruction in the delay slot is disabled. (The SLEEP instruction is taken as a slot illegal instruction.)
				1: The SLEEP instruction in the delay slot is enabled.
0	RTEDS	_	R/W	RTE Delay Slot
				0: An instruction other than the NOP instruction in the delay slot of the RTE instruction is disabled. (An instruction other than the NOP instruction is taken as a slot illegal instruction).
				 An instruction other than the NOP instruction in the delay slot of the RTE instruction is enabled.

Note: The initial values of bits 4, 1, and 0 depend on the product. See the manual of the product for details.



5.3 Exception Handling Functions

5.3.1 Exception Handling Flow

In exception handling, the contents of the program counter (PC), status register (SR), and R15 are saved in the saved program counter (SPC), saved status register (SSR), and saved general register15 (SGR), and the CPU starts execution of the appropriate exception handling routine according to the vector address. An exception handling routine is a program written by the user to handle a specific exception. The exception handling routine is terminated and control returned to the original program by executing a return-from-exception instruction (RTE). This instruction restores the PC and SR contents and returns control to the normal processing routine at the point at which the exception occurred. The SGR contents are not written back to R15 with an RTE instruction.

The basic processing flow is as follows. For the meaning of the SR bits, see section 2, Programming Model.

- 1. The PC, SR, and R15 contents are saved in SPC, SSR, and SGR, respectively.
- 2. The block bit (BL) in SR is set to 1.
- 3. The mode bit (MD) in SR is set to 1.
- 4. The register bank bit (RB) in SR is set to 1.
- 5. In a reset, the FPU disable bit (FD) in SR is cleared to 0.
- 6. The exception code is written to bits 11 to 0 of the exception event register (EXPEVT) or bits 13 to 0 of the interrupt event register (INTEVT).
- 7. When the interrupt mode switch bit (INTMU) in CPUOPM has been 1, the interrupt mask level bit (IMASK) in SR is changed to accepted interrupt level.
- 8. The CPU branches to the determined exception handling vector address, and the exception handling routine begins.

5.3.2 Exception Handling Vector Addresses

The reset vector address is fixed at H'A0000000. Exception and interrupt vector addresses are determined by adding the offset for the specific event to the vector base address, which is set by software in the vector base register (VBR). In the case of the TLB miss exception, for example, the offset is H'00000400, so if H'9C080000 is set in VBR, the exception handling vector address will be H'9C080400. If a further exception occurs at the exception handling vector address, a duplicate exception will result, and recovery will be difficult; therefore, addresses that are not to be converted (in P1 and P2 areas) should be specified for vector addresses.




5.4 Exception Types and Priorities

Table 5.3 shows the types of exceptions, with their relative priorities, vector addresses, and exception/interrupt codes.

Table 5.3 Exceptions

Exception Execution Category Mode					Exception T Directi		
		Exception	Priority Level* ²	Priority Order* ²	Vector Address	Offset	Exception Code*4
Reset	Abort type	Power-on reset	1	1	H'A000 0000	_	H'000
		Manual reset	1	2	H'A000 0000	_	H'020
		H-UDI reset	1	1	H'A000 0000	_	H'000
		Instruction TLB multiple-hit exception	1	3	H'A000 0000	_	H'140
		Data TLB multiple-hit exception	1	4	H'A000 0000	_	H'140
General exception	Re- execution	User break before instruction execution*	2	0	(VBR/DBR)	H'100/—	H'1E0
	type	Instruction address error	2	1	(VBR)	H'100	H'0E0
		Instruction TLB miss exception	2	2	(VBR)	H'400	H'040
		Instruction TLB protection violation exception	2	3	(VBR)	H'100	H'0A0
		General illegal instruction exception	2	4	(VBR)	H'100	H'180
		Slot illegal instruction exception	2	4	(VBR)	H'100	H'1A0
		General FPU disable exception	2	4	(VBR)	H'100	H'800
		Slot FPU disable exception	2	4	(VBR)	H'100	H'820
		Data address error (read)	2	5	(VBR)	H'100	H'0E0
		Data address error (write)	2	5	(VBR)	H'100	H'100
		Data TLB miss exception (read)	2	6	(VBR)	H'400	H'040
		Data TLB miss exception (write)	2	6	(VBR)	H'400	H'060
		Data TLB protection violation exception (read)	2	7	(VBR)	H'100	H'0A0
		Data TLB protection violation exception (write)	2	7	(VBR)	H'100	H'0C0
		FPU exception	2	8	(VBR)	H'100	H'120
		Initial page write exception	2	9	(VBR)	H'100	H'080





Exception	Transition
Direc	tion*³

Exception Category	Execution Mode	Exception	Priority Level* ²	Priority Order* ²	Vector Address	Offset	Exception Code* ⁴
General	Completion	Unconditional trap (TRAPA)	2	4	(VBR)	H'100	H'160
exception	type	User break after instruction execution*	2	10	(VBR/DBR)	H'100/—	H'1E0
Interrupt	Completion	Nonmaskable interrupt	3	_	(VBR)	H'600	H'1C0
type	type	General interrupt request	4	_	(VBR)	H'600	_

Note: 1. When UBDE in CBCR = 1, PC = DBR. In other cases, PC = VBR + H'100.

- 2. Priority is first assigned by priority level, then by priority order within each level (the lowest number represents the highest priority).
- 3. Control passes to H'A000 0000 in a reset, and to [VBR + offset] in other cases.
- 4. Stored in EXPEVT for a reset or general exception, and in INTEVT for an interrupt.

5.5 Exception Flow

5.5.1 Exception Flow

Figure 5.1 shows an outline flowchart of the basic operations in instruction execution and exception handling. For the sake of clarity, the following description assumes that instructions are executed sequentially, one by one. Figure 5.1 shows the relative priority order of the different kinds of exceptions (reset, general exception, and interrupt). Register settings in the event of an exception are shown only for SSR, SPC, SGR, EXPEVT/INTEVT, SR, and PC. However, other registers may be set automatically by hardware, depending on the exception. For details, see section 5.6, Description of Exceptions. Also, see section 5.6.4, Priority Order with Multiple Exceptions, for exception handling during execution of a delayed branch instruction and a delay slot instruction, or in the case of instructions in which two data accesses are performed.






Figure 5.1 Instruction Execution and Exception Handling

5.5.2 Exception Source Acceptance

A priority ranking is provided for all exceptions for use in determining which of two or more simultaneously generated exceptions should be accepted. Five of the general exceptions—general illegal instruction exception, slot illegal instruction exception, general FPU disable exception, slot FPU disable exception, and unconditional trap exception—are detected in the process of instruction decoding, and do not occur simultaneously in the instruction pipeline. These exceptions therefore all have the same priority. General exceptions are detected in the order of instruction execution. However, exception handling is performed in the order of instruction flow (program order). Thus, an exception for an earlier instruction is accepted before that for a later instruction. An example of the order of acceptance for general exceptions is shown in figure 5.2.




Figure 5.2 Example of General Exception Acceptance Order

5.5.3 Exception Requests and BL Bit

When the BL bit in SR is 0, general exceptions and interrupts are accepted.

When the BL bit in SR is 1 and an general exception other than a user break is generated, the CPU's internal registers and the registers of the other modules are set to their states following a manual reset, and the CPU branches to the same address as in a reset (H'A0000000). For the operation in the event of a user break, see section 10, User Break Controller (UBC). If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit has been cleared to 0 by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software. For further details, refer to the hardware manual of the product.

Thus, normally, SPC and SSR are saved and then the BL bit in SR is cleared to 0, to enable multiple exception state acceptance.

5.5.4 Return from Exception Handling

The RTE instruction is used to return from exception handling. When the RTE instruction is executed, the SPC contents are restored to PC and the SSR contents to SR, and the CPU returns from the exception handling routine by branching to the SPC address. If SPC and SSR were saved to external memory, set the BL bit in SR to 1 before restoring the SPC and SSR contents and issuing the RTE instruction.

5.6 Description of Exceptions

The various exception handling operations explained here are exception sources, transition address on the occurrence of exception, and processor operation when a transition is made.

5.6.1 Resets

(1) Power-On Reset

• Condition:

Power-on reset request

• Operations:

Exception code H'000 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the reset vector (H'A0000000). For details, see the register descriptions in the relevant sections of the hardware manual of the product. A power-on reset should be executed when power is supplied.

(2) Manual Reset

Condition:

Manual reset request

• Operations:

Exception code H'020 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the branch vector (H'A0000000). The registers initialized by a power-on reset and manual reset are different. For details, see the register descriptions in the relevant sections of the hardware manual of the product.

(3) H-UDI Reset

- Source: SDIR.TI[7:4] = B'0110 (negation) or B'0111 (assertion)
- Transition address: H'A0000000
- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A0000000.

CPU and on-chip peripheral module initialization is performed. For details, see the register descriptions in the relevant sections of the hardware manual of the product.



(4) Instruction TLB Multiple Hit Exception

• Source: Multiple ITLB address matches

• Transition address: H'A0000000

• Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

Exception code H'140 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A0000000.

CPU and on-chip peripheral module initialization is performed in the same way as in a manual reset. For details, see the register descriptions in the relevant sections of the hardware manual of the product.

(5) Data TLB Multiple-Hit Exception

Source: Multiple UTLB address matches

• Transition address: H'A0000000

• Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

Exception code H'140 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A0000000.

CPU and on-chip peripheral module initialization is performed in the same way as in a manual reset. For details, see the register descriptions in the relevant sections of the hardware manual of the product.

5.6.2 General Exceptions

(1) Data TLB Miss Exception

- Source: Address mismatch in UTLB address comparison
- Transition address: VBR + H'00000400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'040 (for a read access) or H'060 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
Data_TLB_miss_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access ? H'0000 0040 : H'0000 0060;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0400;
}
```

(2) Instruction TLB Miss Exception

- Source: Address mismatch in ITLB address comparison
- Transition address: VBR + H'00000400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'40 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
ITLB_miss_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0040;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0400;
}
```

(3) Initial Page Write Exception

- Source: TLB is hit in a store access, but dirty bit D = 0
- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'080 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
Initial_write_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0080;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```



(4) Data TLB Protection Violation Exception

• Source: The access does not accord with the UTLB protection information (PR bits or EPR bits) shown in table 5.4 and table 5.5.

Table 5.4 UTLB Protection Information (TLB Compatible Mode)

PR	Privileged Mode	User Mode
00	Only read access possible	Access not possible
01	Read/write access possible	Access not possible
10	Only read access possible	Only read access possible
11	Read/write access possible	Read/write access possible

Table 5.5 UTLB Protection Information (TLB Extended Mode)

EPR [5]	Read Permission in Privileged Mode
0	Read access not possible
1	Read access possible

EPR [4]	Write Permission in Privileged Mode
0	Write access not possible
1	Write access possible

EPR [2]	Read Permission in User Mode	
0	Read access not possible	
1	Read access possible	

EPR [1]	Write Permission in User Mode	
0	Write access not possible	
1	Write access possible	

- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.



The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 (for a read access) or H'0C0 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
Data_TLB_protection_violation_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access ? H'0000 00A0 : H'0000 00C0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(5) Instruction TLB Protection Violation Exception

• Source: The access does not accord with the ITLB protection information (PR bits or EPR bits) shown in table 5.6 and table 5.7.

Table 5.6 ITLB Protection Information (TLB Compatible Mode)

PR	Privileged Mode	User Mode
0	Access possible	Access not possible
1	Access possible	Access possible

Table 5.7 ITLB Protection Information (TLB Extended Mode)

EPR [5], EPR [3]	Execution Permission in Privileged Mode	
11, 01	Execution of instructions possible	
10	Instruction fetch not possible	
	Execution of Rn access by ICBI possible	
00	Execution of instructions not possible	

EPR [2], EPR [0]	Execution Permission in User Mode	
11, 01	Execution of instructions possible	
10	Instruction fetch not possible	
	Execution of Rn access by ICBI possible	
00	Execution of instructions not possible	

- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.



```
ITLB_protection_violation_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(6) Data Address Error

- Sources:
 - Word data access from other than a word boundary (2n +1)
 - Longword data access from other than a longword data boundary (4n +1, 4n + 2, or 4n +3)
 (Except MOVLIA)
 - Quadword data access from other than a quadword data boundary (8n + 1, 8n + 2, 8n + 3, 8n + 4, 8n + 5, 8n + 6, or 8n + 7)
 - Access to area H'80000000 to H'FFFFFFF in user mode
 Areas H'E0000000 to H'E3FFFFF and H'E5000000 to H'E5FFFFF can be accessed in user mode. For details, see section 7, Memory Management Unit (MMU) and section 9, On-Chip Memory.
 - The MMCAW bit in EXPMASK is 0, and the IC/OC memory mapped associative write is performed. For details of memory mapped associative write, see section 8.6.5, Memory-Mapped Cache Associative Write Operation.
- Transition address: VBR + H'0000100



• Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 (for a read access) or H'100 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management Unit (MMU).

```
Data_address_error()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access? H'0000 00E0: H'0000 0100;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(7) Instruction Address Error

- Sources:
 - Instruction fetch from other than a word boundary (2n + 1)
 - Instruction fetch from area H'80000000 to H'FFFFFFF in user mode
 Area H'E5000000 to H'E5FFFFF can be accessed in user mode. For details, see section 9,
 On-Chip Memory.
- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in the SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management Unit (MMU).

```
Instruction_address_error()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(8) Unconditional Trap

- Source: Execution of TRAPA instruction
- Transition address: VBR + H'00000100
- Transition operations:

As this is a processing-completion-type exception, the PC contents for the instruction following the TRAPA instruction are saved in SPC. The value of SR and R15 when the TRAPA instruction is executed are saved in SSR and SGR. The 8-bit immediate value in the TRAPA instruction is multiplied by 4, and the result is set in TRA [9:0]. Exception code H'160 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
TRAPA_exception()
{
    SPC = PC + 2;
    SSR = SR;
    SGR = R15;
    TRA = imm << 2;
    EXPEVT = H'0000 0160;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}</pre>
```

(9) General Illegal Instruction Exception

- Sources:
 - Decoding of an undefined instruction not in a delay slot
 Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S
 Undefined instruction: H'FFFD
 - Decoding in user mode of a privileged instruction not in a delay slot
 Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP, but excluding LDC/STC instructions that access GBR
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'180 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
General_illegal_instruction_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0180;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(10) Slot Illegal Instruction Exception

Sources:

- Decoding of an undefined instruction in a delay slot
 Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S
 Undefined instruction: H'FFFD
- Decoding of an instruction that modifies PC in a delay slot
 Instructions that modify PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT, BF, BT/S, BF/S, TRAPA, LDC Rm,SR, LDC.L @Rm+,SR, ICBI, PREFI
- Decoding in user mode of a privileged instruction in a delay slot
 Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP, but excluding LDC/STC instructions that access GBR
- Decoding of a PC-relative MOV instruction or MOVA instruction in a delay slot
- The BRDSSLP bit in EXPMASK is 0, and the SLEEP instruction in the delay slot is executed.
- The RTEDS bit in EXPMASK is 0, and an instruction other than the NOP instruction in the delay slot is executed.
- Transition address: VBR + H'000 0100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'1A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
Slot_illegal_instruction_exception()
{
    SPC = PC - 2;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(11) General FPU Disable Exception

- Source: Decoding of an FPU instruction* not in a delay slot with SR.FD = 1
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'800 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

Note: * FPU instructions are instructions in which the first 4 bits of the instruction code are F (but excluding undefined instruction H'FFFD), and the LDS, STS, LDS.L, and STS.L instructions corresponding to FPUL and FPSCR.

```
General_fpu_disable_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0800;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(12) Slot FPU Disable Exception

- Source: Decoding of an FPU instruction in a delay slot with SR.FD =1
- Transition address: VBR + H'00000100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'820 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
Slot fpu disable exception()
   SPC = PC - 2;
   SSR = SR;
   SGR = R15;
   EXPEVT = H'0000 0820;
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
   PC = VBR + H'0000 0100;
}
```

(13) Pre-Execution User Break/Post-Execution User Break

- Source: Fulfilling of a break condition set in the user break controller
- Transition address: VBR + H'00000100, or DBR
- Transition operations:

In the case of a post-execution break, the PC contents for the instruction following the instruction at which the breakpoint is set are set in SPC. In the case of a pre-execution break, the PC contents for the instruction at which the breakpoint is set are set in SPC.

The SR and R15 contents when the break occurred are saved in SSR and SGR. Exception code H'1E0 is set in EXPEVT.

The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. It is also possible to branch to PC = DBR.

For details of PC, etc., when a data break is set, see section 10, User Break Controller (UBC).

```
User_break_exception()
{
    SPC = (pre_execution break? PC : PC + 2);
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = (BRCR.UBDE==1 ? DBR : VBR + H'0000 0100);
}
```

(14) FPU Exception

- Source: Exception due to execution of a floating-point operation
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR . The R15 contents at this time are saved in SGR. Exception code H'120 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
FPU_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0120;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

5.6.3 Interrupts

(1) NMI (Nonmaskable Interrupt)

- Source: NMI pin edge detection
- Transition address: VBR + H'00000600
- Transition operations:

The PC and SR contents for the instruction immediately after this exception is accepted are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'1C0 is set in INTEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0600. When the BL bit in SR is 0, this interrupt is not masked by the interrupt mask bits in SR, and is accepted at the highest priority level. When the BL bit in SR is 1, a software setting can specify whether this interrupt is to be masked or accepted. When the INTMU bit in CPUOPM is 1 and the NMI interrupt is accessed, B'1111 is set to IMASK bit in SR. For details, see the Interrupt Controller (INTC) section of the hardware manual of the product.

```
NMI()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 01C0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    If (cond) SR.IMASK = B'1111;
    PC = VBR + H'0000 0600;
}
```

(2) General Interrupt Request

- Source: The interrupt mask level bits setting in SR is smaller than the interrupt level of interrupt request, and the BL bit in SR is 0 (accepted at instruction boundary).
- Transition address: VBR + H'00000600
- Transition operations:

The PC contents immediately after the instruction at which the interrupt is accepted are set in SPC. The SR and R15 contents at the time of acceptance are set in SSR and SGR.



The code corresponding to the each interrupt source is set in INTEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to VBR + H'0600. When the INTMU bit in CPUOPM is 1, IMASK bit in SR is changed to accepted interrupt level. For details, see the Interrupt Controller (INTC) section of the hardware manual of the product.

```
Module_interruption()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 0400 ~ H'0000 3FE0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    if (cond) SR.IMASK = level_of accepted_interrupt ();
    PC = VBR + H'0000 0600;
}
```

5.6.4 Priority Order with Multiple Exceptions

With some instructions, such as instructions that make two accesses to memory, and the indivisible pair comprising a delayed branch instruction and delay slot instruction, multiple exceptions occur. Care is required in these cases, as the exception priority order differs from the normal order.

(1) Instructions that Make Two Accesses to Memory

With MAC instructions, memory-to-memory arithmetic/logic instructions, TAS instructions, and MOVUA instructions, two data transfers are performed by a single instruction, and an exception will be detected for each of these data transfers. In these cases, therefore, the following order is used to determine priority.

- 1. Data address error in first data transfer
- 2. TLB miss in first data transfer
- 3. TLB protection violation in first data transfer
- 4. Initial page write exception in first data transfer
- 5. Data address error in second data transfer
- 6. TLB miss in second data transfer
- 7. TLB protection violation in second data transfer



8. Initial page write exception in second data transfer

(2) Indivisible Delayed Branch Instruction and Delay Slot Instruction

As a delayed branch instruction and its associated delay slot instruction are indivisible, they are treated as a single instruction. Consequently, the priority order for exceptions that occur in these instructions differs from the usual priority order. The priority order shown below is for the case where the delay slot instruction has only one data transfer.

- 1. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delayed branch instruction.
- 2. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delay slot instruction.
- 3. A check is performed for the completion type exception of priority level 2 in the delayed branch instruction.
- 4. A check is performed for the completion type exception of priority level 2 in the delay slot instruction.
- 5. A check is performed for priority level 3 in the delayed branch instruction and priority level 3 in the delay slot instruction. (There is no priority ranking between these two.)
- 6. A check is performed for priority level 4 in the delayed branch instruction and priority level 4 in the delay slot instruction. (There is no priority ranking between these two.)

If the delay slot instruction has a second data transfer, two checks are performed in step 2, as in the above case (Instructions that make two accesses to memory).

If the accepted exception (the highest-priority exception) is a delay slot instruction re-execution type exception, the branch instruction PR register write operation (PC \rightarrow PR operation performed in a BSR, BSRF, or JSR instruction) is not disabled. Note that in this case, the contents of PR register are not guaranteed.



5.7 Usage Notes

(1) Return from Exception Handling

- A. Check the BL bit in SR with software. If SPC and SSR have been saved to memory, set the BL bit in SR to 1 before restoring them.
- B. Issue an RTE instruction. When RTE is executed, the SPC contents are saved in PC, the SSR contents are saved in SR, and branch is made to the SPC address to return from the exception handling routine.

(2) If a General Exception or Interrupt Occurs When BL Bit in SR = 1

A. General exception

When a general exception other than a user break occurs, the PC value for the instruction at which the exception occurred in SPC, and a manual reset is executed. The value in EXPEVT at this time is H'00000020; the SSR contents are undefined.

B. Interrupt

If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit in SR has been cleared to 0 by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software. In sleep or standby mode, however, an interrupt is accepted even if the BL bit in SR is set to 1.

(3) SPC when an Exception Occurs

A. Re-execution type general exception

The PC value for the instruction at which the exception occurred is set in SPC, and the instruction is re-executed after returning from the exception handling routine. If an exception occurs in a delay slot instruction, however, the PC value for the delayed branch instruction is saved in SPC regardless of whether or not the preceding delay slot instruction condition is satisfied.

B. Completion type general exception or interrupt

The PC value for the instruction following that at which the exception occurred is set in SPC. If an exception occurs in a branch instruction with delay slot, however, the PC value for the branch destination is saved in SPC.

(4) RTE Instruction Delay Slot

A. The instruction in the delay slot of the RTE instruction is executed only after the value saved in SSR has been restored to SR. The acceptance of the exception related to the instruction access is determined depending on SR before restoring, while the acceptance of



other exceptions is determined depending on the processing mode by SR after restoring or the BL bit. The completion type exception is accepted before branching to the destination of RTE instruction. However, if the re-execution type exception is occurred, the operation cannot be guaranteed.

B. The user break is not accepted by the instruction in the delay slot of the RTE instruction.

(5) Changing the SR Register Value and Accepting Exception

A. When the MD or BL bit in the SR register is changed by the LDC instruction, the acceptance of the exception is determined by the changed SR value, starting from the next instruction.* In the completion type exception, an exception is accepted after the next instruction has been executed. However, an interrupt of completion type exception is accepted before the next instruction is executed.

Note: * When the LDC instruction for SR is executed, following instructions are fetched again and the instruction fetch exception is evaluated again by the changed SR.



Section 6 Floating-Point Unit (FPU)

6.1 Features

The FPU has the following features.

- Conforms to IEEE754 standard
- 32 single-precision floating-point registers (can also be referenced as 16 double-precision registers)
- Two rounding modes: Round to Nearest and Round to Zero
- Two denormalization modes: Flush to Zero and Treat Denormalized Number
- Six exception sources: FPU Error, Invalid Operation, Divide By Zero, Overflow, Underflow, and Inexact
- Comprehensive instructions: Single-precision, double-precision, graphics support, and system control
- In the SH-4A, the following three instructions are added on to the instruction set of the SH-4 FSRRA, FSCA, and FPCHG

When the FD bit in SR is set to 1, the FPU cannot be used, and an attempt to execute an FPU instruction will cause an FPU disable exception (general FPU disable exception or slot FPU disable exception).

6.2 Data Formats

6.2.1 Floating-Point Format

A floating-point number consists of the following three fields:

- Sign bit (s)
- Exponent field (e)
- Fraction field (f)

The SH-4A can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 6.1 and 6.2.



Figure 6.1 Format of Single-Precision Floating-Point Number




Figure 6.2 Format of Double-Precision Floating-Point Number

The exponent is expressed in biased form, as follows:

$$e = E + bias$$

The range of unbiased exponent E is $E_{\text{min}}-1$ to $E_{\text{max}}+1$. The two values $E_{\text{min}}-1$ and $E_{\text{max}}+1$ are distinguished as follows. $E_{\text{min}}-1$ indicates zero (both positive and negative sign) and a denormalized number, and $E_{\text{max}}+1$ indicates positive or negative infinity or a non-number (NaN). Table 6.1 shows floating-point formats and parameters.

Table 6.1 Floating-Point Number Formats and Parameters

Parameter	Single-Precision	Double-Precision	
Total bit width	32 bits	64 bits	
Sign bit	1 bit	1 bit	
Exponent field	8 bits	11 bits	
Fraction field	23 bits	52 bits	
Precision	24 bits	53 bits	
Bias	+127	+1023	
E _{max}	+127	+1023	
E _{min}	-126	-1022	

Floating-point number value v is determined as follows:

```
If E = E_{max} + 1 and f \neq 0, v is a non-number (NaN) irrespective of sign s If E = E_{max} + 1 and f = 0, v = (-1)^s (infinity) [positive or negative infinity] If E_{min} \leq E \leq E_{max}, v = (-1)^s 2^E (1.f) [normalized number] If E = E_{min} - 1 and f \neq 0, v = (-1)^s 2^{Emin} (0.f) [denormalized number] If E = E_{min} - 1 and f = 0, v = (-1)^s 0 [positive or negative zero]
```

Table 6.2 shows the ranges of the various numbers in hexadecimal notation. For the signaling non-number and quiet non-number, see section 6.2.2, Non-Numbers (NaN). For the denormalized number, see section 6.2.3, Denormalized Numbers.

Table 6.2 Floating-Point Ranges

Туре	Single-Precision	Double-Precision
Signaling non-number	H'7FFF FFFF to H'7FC0 0000	H'7FFF FFFF FFFF FFFF to H'7FF8 0000 0000 0000
Quiet non-number	H'7FBF FFFF to H'7F80 0001	H'7FF7 FFFF FFFF FFFF to H'7FF0 0000 0000 0001
Positive infinity	H'7F80 0000	H'7FF0 0000 0000 0000
Positive normalized number	H'7F7F FFFF to H'0080 0000	H'7FEF FFFF FFFF FFFF to H'0010 0000 0000 0000
Positive denormalized number	H'007F FFFF to H'0000 0001	H'000F FFFF FFFF FFFF to H'0000 0000 0000 0001
Positive zero	H'0000 0000	H'0000 0000 0000 0000
Negative zero	H'8000 0000	H'8000 0000 0000 0000
Negative denormalized number	H'8000 0001 to H'807F FFFF	H'8000 0000 0000 0001 to H'800F FFFF FFFF FFFF
Negative normalized number	H'8080 0000 to H'FF7F FFFF	H'8010 0000 0000 0000 to H'FFEF FFFF FFFF
Negative infinity	H'FF80 0000	H'FFF0 0000 0000 0000
Quiet non-number	H'FF80 0001 to H'FFBF FFFF	H'FFF0 0000 0000 0001 to H'FFF7 FFFF FFFF FFFF
Signaling non-number	H'FFC0 0000 to H'FFFF FFFF	H'FFF8 0000 0000 0000 to H'FFFF FFFF FFFF

6.2.2 Non-Numbers (NaN)

Figure 6.3 shows the bit pattern of a non-number (NaN). A value is NaN in the following case:

• Sign bit: Don't care

• Exponent field: All bits are 1

• Fraction field: At least one bit is 1

The NaN is a signaling NaN (sNaN) if the MSB of the fraction field is 1, and a quiet NaN (qNaN) if the MSB is 0.




Figure 6.3 Single-Precision NaN Bit Pattern

An sNaN is assumed to be the input data in an operation, except the transfer instructions between registers, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is 0, the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is 1, an invalid operation exception will be generated. In this case, the contents of the operation destination register are unchanged.

Following three instructions are used as transfer instructions between registers.

- FMOV FRm,FRn
- FLDS FRm,FPUL
- FSTS FPUL,FRn

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has not been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNAN values as operation results are as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF

See section 11, Instruction Descriptions for details of floating-point operations when a non-number (NaN) is input.

6.2.3 Denormalized Numbers

For a denormalized number floating-point value, the exponent field is expressed as 0, and the fraction field as a non-zero value.

When the DN bit in FPSCR of the FPU is 1, a denormalized number (source operand or operation result) is always positive or negative zero in a floating-point operation that generates a value (an operation other than transfer instructions between registers, FNEG, or FABS).

When the DN bit in FPSCR is 0, a denormalized number (source operand or operation result) is processed as it is. See section 11, Instruction Descriptions for details of floating-point operations when a denormalized number is input.



6.3 **Register Descriptions**

6.3.1 **Floating-Point Registers**

Figure 6.4 shows the floating-point register configuration. There are thirty-two 32-bit floatingpoint registers comprised with two banks: FPR0 BANK0 to FPR15 BANK0, and FPR0 BANK1 to FPR15 BANK1. These thirty-two registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, and XMTRX. Corresponding registers to FPR0 BANK0 to FPR15 BANK0, and FPR0 BANK1 to FPR15_BANK1 are determined according to the FR bit of FPSCR.

- 1. Floating-point registers, FPRi_BANKi (32 registers) FPR0 BANK0 to FPR15 BANK0 FPR0_BANK1 to FPR15_BANK1
- 2. Single-precision floating-point registers, FRi (16 registers) When FPSCR.FR = 0, FR0 to FR15 are allocated to FPR0 BANK0 to FPR15 BANK0; when FPSCR.FR = 1, FR0 to FR15 are allocated to FPR0 BANK1 to FPR15 BANK1.
- 3. Double-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.

```
DR0 = \{FR0, FR1\}, DR2 = \{FR2, FR3\}, DR4 = \{FR4, FR5\}, DR6 = \{FR6, FR7\},
DR8 = \{FR8, FR9\}, DR10 = \{FR10, FR11\}, DR12 = \{FR12, FR13\}, DR14 = \{FR14, FR15\}
```

4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.

```
FV0 = \{FR0, FR1, FR2, FR3\}, FV4 = \{FR4, FR5, FR6, FR7\},
FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
```

- 5. Single-precision floating-point extended registers, XFi (16 registers) When FPSCR.FR = 0, XF0 to XF15 are allocated to FPR0_BANK1 to FPR15_BANK1; when FPSCR.FR = 1, XF0 to XF15 are allocated to FPR0 BANK0 to FPR15 BANK0.
- 6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.

```
XD0 = \{XF0, XF1\}, XD2 = \{XF2, XF3\}, XD4 = \{XF4, XF5\}, XD6 = \{XF6, XF7\},
XD8 = \{XF8, XF9\}, XD10 = \{XF10, XF11\}, XD12 = \{XF12, XF13\}, XD14 = \{XF14, XF15\}
```

7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.

$$XMTRX = \begin{bmatrix} XF0 & XF4 & XF8 & XF12 \\ XF1 & XF5 & XF9 & XF13 \\ XF2 & XF6 & XF10 & XF14 \\ XF3 & XF7 & XF11 & XF15 \end{bmatrix}$$

FPSCR.FR = 0			FPSCR.FR = 1		
FV0 DR0	FR0	FPR0 BANK0	1 XF0	XD0	XMTRX
1 10 210	FR1	FPR1 BANK0	XF1	AD0	AWIT DA
DR2	FR2	FPR2 BANK0	XF2	XD2	
	FR3	FPR3 BANK0	XF3		
FV4 DR4	FR4	FPR4 BANK0	XF4	XD4	
	FR5	FPR5 BANK0	XF5		
DR6	FR6	FPR6 BANK0	XF6	XD6	
	FR7	FPR7 BANK0	XF7		
FV8 DR8	FR8	FPR8 BANK0	XF8	XD8	
	FR9	FPR9 BANK0	XF9		
DR10	FR10	FPR10 BANK0	XF10	XD10	
	FR11	FPR11 BANK0	XF11		
FV12 DR12	FR12	FPR12 BANK0	XF12	XD12	
	FR13	FPR13 BANK0	XF13		
DR14	FR14	FPR14 BANK0	XF14	XD14	
	FR15	FPR15 BANK0	XF15		
WATEN VE	v== 1	EDDO DANKA	1		F1/0
XMTRX XD0	XF0	FPR0 BANK1	FR0	DR0	FV0
VP-0	XF1	FPR1 BANK1	FR1		
XD2	XF2	FPR2 BANK1	FR2	DR2	
	XF3	FPR3 BANK1	FR3		5 144
XD4	XF4	FPR4 BANK1	FR4	DR4	FV4
	XF5	FPR5 BANK1	FR5		
XD6	XF6	FPR6 BANK1	FR6	DR6	
VP-0	XF7	FPR7 BANK1	FR7		F1 (0
XD8	XF8	FPR8 BANK1	FR8	DR8	FV8
	XF9	FPR9 BANK1	FR9		
XD10	XF10	FPR10 BANK1	FR10	DR10)
	XF11	FPR11 BANK1	FR11		F1446
XD12	XF12	FPR12 BANK1	FR12	DR12	P FV12
	XF13	FPR13 BANK1	FR13		
XD14	XF14	FPR14 BANK1	FR14	DR14	1
	XF15	FPR15 BANK1	FR15		

Figure 6.4 Floating-Point Registers

6.3.2 Floating-Point Status/Control Register (FPSCR)

bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	-	_	_	-	_	_	_	FR	SZ	PR	DN	Cai	use
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
							_	_	_	_	_		_	_		_
bit:	15	14	13	12	11	10	9	8	- /	6	5	4	3	2	1	0
		Cai	use			Er	nable (E	N)				Flag			R	М
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21	FR	0	R/W	Floating-Point Register Bank
				0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and FPR0_BANK1 to FPR15_BANK1 are assigned to XF0 to XF15
				1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and FPR0_BANK1 to FPR15_BANK1 are assigned to FR0 to FR15
20	SZ	0	R/W	Transfer Size Mode
				0: Data size of FMOV instruction is 32-bits1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
				For relations between endian and the SZ and PR bits, see figure 6.5.
19	PR	0	R/W	Precision Mode
				0: Floating-point instructions are executed as single-precision operations1: Floating-point instructions are executed as double-precision operations (graphics support instructions are undefined)
				For relations between endian and the SZ and PR bits, see figure 6.5.
18	DN	1	R/W	Denormalization Mode
				Denormalized number is treated as such Denormalized number is treated as zero

Bit	Bit Name	Initial Value	R/W	Description
17 to 12	Cause	All 0	R/W	FPU Exception Cause Field
11 to 7	Enable	All 0	R/W	FPU Exception Enable Field
6 to 2	Flag	All 0	R/W	FPU Exception Flag Field Each time an FPU operation instruction is executed, the FPU exception cause field is cleared to 0. When an FPU exception occurs, the bits corresponding to FPU exception cause field and flag field are set to 1. The FPU exception flag field remains set to 1 until it is cleared to 0 by software. For bit allocations of each field, see table 6.3.
1	RM1	0	R/W	Rounding Mode
0	RM0	1	R/W	These bits select the rounding mode.
				00: Round to Nearest
				01: Round to Zero
				10: Reserved
				11: Reserved




Figure 6.5 Relation between SZ Bit and Endian

Table 6.3 Bit Allocation for FPU Exception Handling

1	Field Name	FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflo w (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

6.3.3 Floating-Point Communication Register (FPUL)

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system register that is accessed from the CPU side by means of LDS and STS instructions. For example, to convert the integer stored in general register R1 to a single-precision floating-point number, the processing flow is as follows:

 $R1 \rightarrow (LDS \text{ instruction}) \rightarrow FPUL \rightarrow (\text{single-precision FLOAT instruction}) \rightarrow FR1$

6.4 Rounding

In a floating-point instruction, rounding is performed when generating the final operation result from the intermediate result. Therefore, the result of combination instructions such as FMAC, FTRV, and FIPR will differ from the result when using a basic instruction such as FADD, FSUB, or FMUL. Rounding is performed once in FMAC, but twice in FADD, FSUB, and FMUL.

Which of the two rounding methods is to be used is determined by the RM bits in FPSCR.

FPSCR.RM[1:0] = 00: Round to Nearest FPSCR.RM[1:0] = 01: Round to Zero

(1) Round to Nearest

The operation result is rounded to the nearest expressible value. If there are two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is $2^{\text{Emax}} (2 - 2^{-\text{P}})$ or more, the result will be infinity with the same sign as the unrounded value. The values of Emax and P, respectively, are 127 and 24 for single-precision, and 1023 and 53 for double-precision.

(2) Round to Zero

The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value will become the maximum expressible absolute value with the same sign as unrounded value.

6.5 Floating-Point Exceptions

6.5.1 General FPU Disable Exceptions and Slot FPU Disable Exceptions

FPU-related exceptions are occurred when an FPU instruction is executed with SR.FD set to 1. When the FPU instruction is in other than delayed slot, the general FPU disable exception is occurred. When the FPU instruction is in the delay slot, the slot FPU disable exception is occurred.

6.5.2 FPU Exception Sources

The exception sources are as follows:

- FPU error (E): When FPSCR.DN = 0 and a denormalized number is input
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources E, V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to 1, and 1 is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to 0, but the corresponding bit in the FPU exception flag field remains unchanged.



6.5.3 FPU Exception Handling

FPU exception handling is initiated in the following cases:

- FPU error (E): FPSCR.DN = 0 and a denormalized number is input
- Invalid operation (V): FPSCR.Enable.V = 1 and (instruction = FTRV or invalid operation)
- Division by zero (Z): FPSCR.Enable.Z = 1 and division with a zero divisor or the input of FSRRA is zero
- Overflow (O): FPSCR.Enable.O = 1 and possibility of operation result overflow
- Underflow (U): FPSCR.Enable.U = 1 and possibility of operation result underflow
- Inexact exception (I): FPSCR.Enable.I = 1 and instruction with possibility of inexact operation result

Please refer section 11, Instruction Descriptions about the FPU exception case in detail.

All exception events that originate in the FPU are assigned as the same exception event. The meaning of an exception is determined by software by reading from FPSCR and interpreting the information it contains. Also, the destination register is not changed by any FPU exception handling operation.

If the FPU exception sources except for above are generated, the bit corresponding to source V, Z, O, U, or I is set to 1, and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.
- Overflow (O):
 - When rounding mode = RZ, the maximum normalized number, with the same sign as the unrounded value, is generated.
 - When rounding mode = RN, infinity with the same sign as the unrounded value is generated.
- Underflow (U):
 - When FPSCR.DN = 0, a denormalized number with the same sign as the unrounded value, or zero with the same sign as the unrounded value, is generated.
 - When FPSCR.DN = 1, zero with the same sign as the unrounded value, is generated.
- Inexact exception (I): An inexact result is generated.

6.6 Graphics Support Functions

The SH-4A supports two kinds of graphics functions: new instructions for geometric operations, and pair single-precision transfer instructions that enable high-speed data transfer.

6.6.1 Geometric Operation Instructions

Geometric operation instructions perform approximate-value computations. To enable high-speed computation with a minimum of hardware, the SH-4A ignores comparatively small values in the partial computation results of four multiplications. Consequently, the error shown below is produced in the result of the computation:

```
Maximum error = MAX (individual multiplication result \times 2<sup>-MIN (number of multiplier significant digits-1, number of multiplicand significant digits-1)</sup>) + MAX (result value \times 2<sup>-23</sup>, 2<sup>-149</sup>)
```

The number of significant digits is 24 for a normalized number and 23 for a denormalized number (number of leading zeros in the fractional part).

In a future version of the SH Series, the above error is guaranteed, but the same result between different processor cores is not guaranteed.

(1) FIPR FVm, FVn (m, n: 0, 4, 8, 12)

This instruction is basically used for the following purposes:

- Inner product (m ≠ n):
 This operation is generally used for surface/rear surface determination for polygon surfaces.
- Sum of square of elements (m = n):
 This operation is generally used to find the length of a vector.

Since an inexact exception is not detected by an FIPR instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to 1 when an FIPR instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed.



(2) FTRV XMTRX, FVn (n: 0, 4, 8, 12)

This instruction is basically used for the following purposes:

- Matrix (4×4) · vector (4):
 - This operation is generally used for viewpoint changes, angle changes, or movements called vector transformations (4-dimensional). Since affine transformation processing for angle + parallel movement basically requires a 4×4 matrix, the SH-4A supports 4-dimensional operations.
- Matrix (4 × 4) × matrix (4 × 4):
 This operation requires the execution of four FTRV instructions.

Since an inexact exception is not detected by an FIRV instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to 1 when an FTRV instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed. It is not possible to check all data types in the registers beforehand when executing an FTRV instruction. If the V bit is set in the FPU exception enable field, FPU exception handling will be executed.

(3) FRCHG

This instruction modifies banked registers. For example, when the FTRV instruction is executed, matrix elements must be set in an array in the background bank. However, to create the actual elements of a translation matrix, it is easier to use registers in the foreground bank. When the LDS instruction is used on FPSCR, this instruction takes four to five cycles in order to maintain the FPU state. With the FRCHG instruction, the FR bit in FPSCR can be changed in one cycle.

6.6.2 Pair Single-Precision Data Transfer

In addition to the powerful new geometric operation instructions, the SH-4A also supports high-speed data transfer instructions.

When the SZ bit is 1, the SH-4A can perform data transfer by means of pair single-precision data transfer instructions.

- FMOV DRm/XDm, DRn/XDRn (m, n: 0, 2, 4, 6, 8, 10, 12, 14)
- FMOV DRm/XDm, @Rn (m: 0, 2, 4, 6, 8, 10, 12, 14; n: 0 to 15)

These instructions enable two single-precision $(2 \times 32\text{-bit})$ data items to be transferred; that is, the transfer performance of these instructions is doubled.



FSCHG

This instruction changes the value of the SZ bit in FPSCR, enabling fast switching between use and non-use of pair single-precision data transfer.

Section 7 Memory Management Unit (MMU)

The SH-4A supports an 8-bit address space identifier, a 32-bit virtual address space, and a 29-bit or 32-bit physical address space. Address translation from virtual addresses to physical addresses is enabled by the memory management unit (MMU) in the SH-4A. The MMU performs high-speed address translation by caching user-created address translation table information in an address translation buffer (translation lookaside buffer: TLB).

The SH-4A has four instruction TLB (ITLB) entries and 64 unified TLB (UTLB) entries. UTLB copies are stored in the ITLB by hardware. A paging system is used for address translation. It is possible to set the virtual address space access right and implement memory protection independently for privileged mode and user mode.

The MMU of the SH-4A runs in several operating modes. In view of physical address mapping ranges, 29-bit address mode and 32-bit address extended mode are provided. In view of flag functions of the MMU, TLB compatible mode (four paging sizes with four protection bits) and TLB extended mode (eight paging sizes with six protection bits) are provided.

Selection between 29-bit address mode and 32-bit address extended mode is made by setting the relevant control register (bit SE in the PASCR register) by software. Some products support 32-bit boot mode (the system starts up in 32-bit address extended mode at power-on reset), which is specified through external pins.

Selection between TLB compatible mode and TLB extended mode is made by setting the relevant control register (bit ME in the MMUCR register) by software. The range of physical address mapping is explained through sections 7.1, Overview of MMU, to 7.7, Memory-Mapped TLB Configuration, for the case of 29-bit address mode, which is followed by section 7.8, 32-Bit Address Extended Mode, where differences from 29-bit address mode are explained.

The flag functions of the MMU are explained in parallel for both TLB compatible mode and TLB extended mode.

Note: The 32-bit address extended mode is an option.

For support/unsupport of this mode, see the hardware manual of the product.

7.1 Overview of MMU

The MMU was conceived as a means of making efficient use of physical memory. As shown in (0) in figure 7.1, when a process is smaller in size than the physical memory, the entire process can be mapped onto physical memory, but if the process increases in size to the point where it does not fit into physical memory, it becomes necessary to divide the process into smaller parts, and map the parts requiring execution onto physical memory as occasion arises ((1) in figure 7.1). Having this mapping onto physical memory executed consciously by the process itself imposes a heavy burden on the process. The virtual memory system was devised as a means of handling all physical memory mapping to reduce this burden ((2) in figure 7.1). With a virtual memory system, the size of the available virtual memory is much larger than the actual physical memory, and processes are mapped onto this virtual memory. Thus processes only have to consider their operation in virtual memory, and mapping from virtual memory to physical memory is handled by the MMU. The MMU is normally managed by the OS, and physical memory switching is carried out so as to enable the virtual memory required by a process to be mapped smoothly onto physical memory. Physical memory switching is performed via secondary storage, etc.

The virtual memory system that came into being in this way works to best effect in a time sharing system (TSS) that allows a number of processes to run simultaneously ((3) in figure 7.1). Running a number of processes in a TSS did not increase efficiency since each process had to take account of physical memory mapping. Efficiency is improved and the load on each process reduced by the use of a virtual memory system ((4) in figure 7.1). In this virtual memory system, virtual memory is allocated to each process. The task of the MMU is to map a number of virtual memory areas onto physical memory in an efficient manner. It is also provided with memory protection functions to prevent a process from inadvertently accessing another process's physical memory.

When address translation from virtual memory to physical memory is performed using the MMU, it may happen that the translation information has not been recorded in the MMU, or the virtual memory of a different process is accessed by mistake. In such cases, the MMU will generate an exception, change the physical memory mapping, and record the new address translation information.

Although the functions of the MMU could be implemented by software alone, having address translation performed by software each time a process accessed physical memory would be very inefficient. For this reason, a buffer for address translation (the translation lookaside buffer: TLB) is provided by hardware, and frequently used address translation information is placed here. The TLB can be described as a cache for address translation information. However, unlike a cache, if address translation fails—that is, if an exception occurs—switching of the address translation information is normally performed by software. Thus memory management can be performed in a flexible manner by software.



There are two methods by which the MMU can perform mapping from virtual memory to physical memory: the paging method, using fixed-length address translation, and the segment method, using variable-length address translation. With the paging method, the unit of translation is a fixed-size address space called a page.

In the following descriptions, the address space in virtual memory in the SH-4A is referred to as virtual address space, and the address space in physical memory as physical address space.




Figure 7.1 Role of MMU

7.1.1 Address Spaces

(1) Virtual Address Space

The SH-4A supports a 32-bit virtual address space, and can access a 4-Gbyte address space. The virtual address space is divided into a number of areas, as shown in figures 7.2 and 7.3. In privileged mode, the 4-Gbyte space from the P0 area to the P4 area can be accessed. In user mode, a 2-Gbyte space in the U0 area can be accessed. When the SQMD bit in the MMU control register (MMUCR) is 0, a 64-Mbyte space in the store queue area can be accessed. When the RMD bit in the on-chip memory control register (RAMCR) is 1, a 16-Mbyte space in on-chip memory area can be accessed. Accessing areas other than the U0 area, store queue area, and on-chip memory area in user mode will cause an address error.

When the AT bit in MMUCR is set to 1 and the MMU is enabled, the P0, P3, and U0 areas can be mapped onto any physical address space in 1-, 4-, 64-Kbyte, or 1-Mbyte page units in TLB compatible mode and in 1-, 4-, 8-, 64-, 256-Kbyte, 1-, 4-, or 64-Mbyte page units in TLB extended mode. By using an 8-bit address space identifier, the P0, P3, and U0 areas can be increased to a maximum of 256. Mapping from the virtual address space to the 29-bit physical address space is carried out using the TLB.




Figure 7.2 Virtual Address Space (AT in MMUCR= 0)




Figure 7.3 Virtual Address Space (AT in MMUCR= 1)

(a) P0, P3, and U0 Areas

The P0, P3, and U0 areas allow address translation using the TLB and access using the cache. When the MMU is disabled, replacing the upper 3 bits of an address with 0s gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the WT bit in CCR.

When the MMU is enabled, these areas can be mapped onto any physical address space in 1-, 4-, 64-Kbyte, or 1-Mbyte page units in TLB compatible mode and in 1-, 4-, 8-, 64, 256-Kbyte, 1-, 4-, or 64-Mbyte page units in TLB extended mode using the TLB. When CCR is in the cache enabled state and the C bit for the corresponding page of the TLB entry is 1, accesses can be performed using the cache. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the WT bit of the TLB entry.

When the P0, P3, and U0 areas are mapped onto the control register area which is allocated in the area 7 in physical address space by means of the TLB, the C bit for the corresponding page must be cleared to 0.

(b) P1 Area

The P1 area does not allow address translation using the TLB but can be accessed using the cache.

Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the CB bit in CCR.

(c) P2 Area

The P2 area does not allow address translation using the TLB and access using the cache. Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address.

(d) P4 Area

The P4 area is mapped onto the internal resource of the SH-4A. This area except the store queue and on-chip memory areas does not allow address translation using the TLB. This area cannot be accessed using the cache. The P4 area is shown in detail in figure 7.4.




Figure 7.4 P4 Area

The area from H'E000 0000 to H'E3FF FFFF comprises addresses for accessing the store queues (SQs). In user mode, the access right is specified by the SQMD bit in MMUCR. For details, see section 8.7, Store Queues.

The area from H'E500 0000 to H'E5FF FFFF comprises addresses for accessing the on-chip memory. In user mode, the access right is specified by the RMD bit in RAMCR. For details, see section 9, On-Chip Memory.

The area from H'F000 0000 to H'F0FF FFFF is used for direct access to the instruction cache address array. For details, see section 8.6.1, IC Address Array.

The area from H'F100 0000 to H'F1FF FFFF is used for direct access to the instruction cache data array. For details, see section 8.6.2, IC Data Array.

The area from H'F200 0000 to H'F2FF FFFF is used for direct access to the instruction TLB address array. For details, see section 7.7.1, ITLB Address Array.

The area from H'F300 0000 to H'F37F FFFF is used for direct access to instruction TLB data array. For details, see section 7.7.2, ITLB Data Array (TLB Compatible Mode) and section 7.7.3, ITLB Data Array (TLB Extended Mode).

The area from H'F400 0000 to H'F4FF FFFF is used for direct access to the operand cache address array. For details, see section 8.6.3, OC Address Array.

The area from H'F500 0000 to H'F5FF FFFF is used for direct access to the operand cache data array. For details, see section 8.6.4, OC Data Array.

The area from H'F600 0000 to H'F60F FFFF is used for direct access to the unified TLB address array. For details, see section 7.7.4, UTLB Address Array.

The area from H'F610 0000 to H'F61F FFFF is used for direct access to the PMB address array. For details, see section 7.8.5, Memory-Mapped PMB Configuration.

The area from H'F700 0000 to H'F70F FFFF is used for direct access to unified TLB data array. For details, see section 7.7.5, UTLB Data Array (TLB Compatible Mode) and 7.7.6, UTLB Data Array (TLB Extended Mode).

The area from H'F710 0000 to H'F71F FFFF is used for direct access to the PMB data array. For details, see section 7.8.5, Memory-Mapped PMB Configuration.

The area from H'FC00 0000 to H'FFFF FFFF is the on-chip peripheral module control register area. For details, see register descriptions in each section of the hardware manual of the product.



(2) Physical Address Space

The SH-4A supports a 29-bit physical address space. The physical address space is divided into eight areas as shown in figure 7.5. Area 7 is a reserved area. For details, see the Bus State Controller (BSC) section of the hardware manual of the product.

Only when area 7 in the physical address space is accessed using the TLB, addresses H'1C00 0000 to H'1FFF FFFF of area 7 are not designated as a reserved area, but are equivalent to the control register area in the P4 area, in the virtual address space.




Figure 7.5 Physical Address Space

(3) Address Translation

When the MMU is used, the virtual address space is divided into units called pages, and translation to physical addresses is carried out in these page units. The address translation table in external memory contains the physical addresses corresponding to virtual addresses and additional information such as memory protection codes. Fast address translation is achieved by caching the contents of the address translation table located in external memory into the TLB. In the SH-4A, basically, the ITLB is used for instruction accesses and the UTLB for data accesses. In the event of an access to an area other than the P4 area, the accessed virtual address is translated to a physical address. If the virtual address belongs to the P1 or P2 area, the physical address is uniquely determined without accessing the TLB. If the virtual address belongs to the P0, U0, or P3 area, the TLB is searched using the virtual address, and if the virtual address is recorded in the TLB, a TLB hit is made and the corresponding physical address is read from the TLB. If the accessed virtual address is not recorded in the TLB, a TLB miss exception is generated and processing switches to the TLB miss exception handling routine. In the TLB miss exception handling routine, the address translation table in external memory is searched, and the corresponding physical address and page management information are recorded in the TLB. After

the return from the exception handling routine, the instruction which caused the TLB miss exception is re-executed.

(4) Single Virtual Memory Mode and Multiple Virtual Memory Mode

There are two virtual memory systems, single virtual memory and multiple virtual memory, either of which can be selected with the SV bit in MMUCR. In the single virtual memory system, a number of processes run simultaneously, using virtual address space on an exclusive basis, and the physical address corresponding to a particular virtual address is uniquely determined. In the multiple virtual memory system, a number of processes run while sharing the virtual address space, and particular virtual addresses may be translated into different physical addresses depending on the process. The only difference between the single virtual memory and multiple virtual memory systems in terms of operation is in the TLB address comparison method (see section 7.3.3, Address Translation Method).

(5) Address Space Identifier (ASID)

In multiple virtual memory mode, an 8-bit address space identifier (ASID) is used to distinguish between multiple processes running simultaneously while sharing the virtual address space. Software can set the 8-bit ASID of the currently executing process in PTEH in the MMU. The TLB does not have to be purged when processes are switched by means of ASID.

In single virtual memory mode, ASID is used to provide memory protection for multiple processes running simultaneously while using the virtual address space on an exclusive basis.

Note: Two or more entries with the same virtual page number (VPN) but different ASID must not be set in the TLB simultaneously in single virtual memory mode.



7.2 Register Descriptions

The following registers are related to MMU processing.

Table 7.1 Register Configuration

Register Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Size
Page table entry high register	PTEH	R/W	H'FF00 0000	H'1F00 0000	32
Page table entry low register	PTEL	R/W	H'FF00 0004	H'1F00 0004	32
Translation table base register	TTB	R/W	H'FF00 0008	H'1F00 0008	32
TLB exception address register	TEA	R/W	H'FF00 000C	H'1F00 000C	32
MMU control register	MMUCR	R/W	H'FF00 0010	H'1F00 0010	32
Page table entry assistance register	PTEA	R/W	H'FF00 0034	H'1F00 0034	32
Physical address space control register	PASCR	R/W	H'FF00 0070	H'1F00 0070	32
Instruction re-fetch inhibit control register	IRMCR	R/W	H'FF00 0078	H'1F00 0078	32

Note: * These P4 addresses are for the P4 area in the virtual address space. These area 7 addresses are accessed from area 7 in the physical address space by means of the TLB.

 Table 7.2
 Register States in Each Processing State

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep	Standby
Page table entry high register	PTEH	Undefined	Undefined	Retained	Retained
Page table entry low register	PTEL	Undefined	Undefined	Retained	Retained
Translation table base register	TTB	Undefined	Undefined	Retained	Retained
TLB exception address register	TEA	Undefined	Retained	Retained	Retained
MMU control register	MMUCR	H'0000 0000	H'0000 0000	Retained	Retained
Page table entry assistance register	PTEA	H'0000 xxx0	H'0000 xxx0	Retained	Retained
Physical address space control register	PASCR	H'0000 0000	H'0000 0000	Retained	Retained

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep	Standby
Instruction re-fetch inhibit control register	IRMCR	H'0000 0000	H'0000 0000	Retained	Retained

7.2.1 Page Table Entry High Register (PTEH)

PTEH consists of the virtual page number (VPN) and address space identifier (ASID). When an MMU exception or address error exception occurs, the VPN of the virtual address at which the exception occurred is set in the VPN bit by hardware. VPN varies according to the page size, but the VPN set by hardware when an exception occurs consists of the upper 22 bits of the virtual address which caused the exception. VPN setting can also be carried out by software. The number of the currently executing process is set in the ASID bit by software. ASID is not updated by hardware. VPN and ASID are recorded in the UTLB by means of the LDTLB instruction.

After the ASID field in PTEH has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, or U0 area that uses the updated ASID value is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating the ASID field, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after the ASID field has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								VF	N							
Initial value:	_	_	_	_	_	_	_	_	_	_	_	_	_		_	
R/W:	R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			VI	PN			-	_				AS	SID			
Initial value:	_	_	_	_	_	_	0	0	_	_	_	_		_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	VPN	Undefined	R/W	Virtual Page Number
9, 8		All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
7 to 0	ASID	Undefined	R/W	Address Space Identifier

7.2.2 Page Table Entry Low Register (PTEL)

PTEL is used to hold the physical page number and page management information to be recorded in the UTLB by means of the LDTLB instruction. The contents of this register are not changed unless a software directive is issued.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_							PF	PN						
Initial value:	0	0	0		_	_	_	_	_	_			_	_	_	
R/W:	R	R	R	R/W												
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PP	N			_	٧	SZ1	PR1	PR0	SZ0	С	D	SH	WT
Initial value:	_	_	_	_	_	_	0	_	_	_				_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W								

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
28 to 10	PPN	Undefined	R/W	Physical Page Number
9	_	0	R	Reserved
				For details on reading from or writing to this bit, see description in General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description
8	V	Undefined	R/W	Page Management Information
7	SZ1	Undefined	R/W	The meaning of each bit is same as that of
6	PR1	Undefined	R/W	corresponding bit in Common TLB (UTLB). For details, see section 7.3, TLB Functions (TLB
5	PR0	Undefined	R/W	Compatible Mode; MMUCR.ME = 0) and section 7.4,
4	SZ0	Undefined	R/W	TLB Functions (TLB Extended Mode; MMUCR.ME = 1).
3	С	Undefined	R/W	Note: SZ1, PR1, SZ0, and PR0 bits are valid only in
2	D	Undefined	R/W	TLB compatible mode.
1	SH	Undefined	R/W	-
0	WT	Undefined	R/W	-

7.2.3 Translation Table Base Register (TTB)

TTB is used to store the base address of the currently used page table, and so on. The contents of TTB are not changed unless a software directive is issued. This register can be used freely by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								TT	ГВ							
Initial value:	_			_	_		_	_	_	_	_	_	_			
R/W:	R/W															
р:	4.5		40	40		40			-		_				_	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TT	ГВ							
Initial value:					_						_	_	_			
R/W:	R/W															

7.2.4 TLB Exception Address Register (TEA)

After an MMU exception or address error exception occurs, the virtual address at which the exception occurred is stored. The contents of this register can be changed by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		TEA	Vir	tual ad	dress a	at whicl	h MMU	excep	tion or	addres	s erro	occur	red			
Initial value:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		TEA	Vir	tual ad	dress a	at whicl	h MMU	excep	tion or	addres	s erro	occur	red			
Initial value:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

7.2.5 MMU Control Register (MMUCR)

The individual bits perform MMU settings as shown below. Therefore, MMUCR rewriting should be performed by a program in the P1 or P2 area.

After MMUCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, U0, or store queue area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating MMUCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

MMUCR contents can be changed by software. However, the LRUI and URC bits may also be updated by hardware.



Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			LR	UI			_	_			UF	RB			_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			UF	RC			SQMD	SV	ME	_	_	_	_	TI	_	AT
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R	R	R/W	R	R/W						

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 26	LRUI	000000	R/W	Least Recently Used ITLB
				These bits indicate the ITLB entry to be replaced. The LRU (least recently used) method is used to decide the ITLB entry to be replaced in the event of an ITLB miss. The entry to be purged from the ITLB can be confirmed using the LRUI bits. LRUI is updated by means of the algorithm shown below. x means that updating is not performed.
				000xxx: ITLB entry 0 is used 1xx00x: ITLB entry 1 is used x1x1x0: ITLB entry 2 is used xx1x11: ITLB entry 3 is used xxxxxx: Other than above
				When the LRUI bit settings are as shown below, the corresponding ITLB entry is updated by an ITLB miss. Ensure that values for which "Setting prohibited" is indicated below are not set at the discretion of software. After a power-on or manual reset, the LRUI bits are initialized to 0, and therefore a prohibited setting is never made by a hardware update. x means "don't care".
				111xxx: ITLB entry 0 is updated 0xx11x: ITLB entry 1 is updated x0x0x1: ITLB entry 2 is updated xx0x000: ITLB entry 3 is updated
				Other than above: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
25, 24	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
23 to 18	URB	000000	R/W	UTLB Replace Boundary
				These bits indicate the UTLB entry boundary at which replacement is to be performed. Valid only when URB \neq 0.
17, 16	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
15 to 10	URC	000000	R/W	UTLB Replace Counter
				These bits serve as a random counter for indicating the UTLB entry for which replacement is to be performed with an LDTLB instruction. This bit is incremented each time the UTLB is accessed. If URB > 0, URC is cleared to 0 when the condition URC = URB is satisfied. Also note that if a value is written to URC by software which results in the condition of URC > URB, incrementing is first performed in excess of URB until URC = H'3F. URC is not incremented by an LDTLB instruction.
9	SQMD	0	R/W	Store Queue Mode
				Specifies the right of access to the store queues.
				0: User/privileged access possible
				Privileged access possible (address error exception in case of user access)
8	SV	0	R/W	Single Virtual Memory Mode/Multiple Virtual Memory Mode Switching
				When this bit is changed, ensure that 1 is also written to the TI bit.
				Multiple virtual memory mode Single virtual memory mode



Bit	Bit Name	Initial Value	R/W	Description
7	ME	0	R/W	TLB Extended Mode Switching
				0: TLB compatible mode
				1: TLB extended mode
				For modifying the ME bit value, always set the TI bit to 1 to invalidate the contents of ITLB and UTLB. The selection of TLB operating mode made by the ME bit does not affect the functionality or operation of the PMB.
6 to 3	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
2	TI	0	R/W	TLB Invalidate Bit
				Writing 1 to this bit invalidates (clears to 0) all valid UTLB/ITLB bits. This bit is always read as 0.
1	_	0	R	Reserved
				For details on reading from or writing to this bit, see description in General Precautions on Handling of Product.
0	AT	0	R/W	Address Translation Enable Bit
				These bits enable or disable the MMU.
				0: MMU disabled 1: MMU enabled
				MMU exceptions are not generated when the AT bit is 0. In the case of software that does not use the MMU, the AT bit should be cleared to 0.

7.2.6 Page Table Entry Assistance Register (PTEA)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	_	-	-	-	_	_	-	ı	-	_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
D::									_		_		_	_		
Bit:	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
	_	-			El	PR				ES	SZ		-	-	-	_
Initial value:	0	0	_	-	-	-	-	-	-	-	-	-	0	0	0	0
R/W·	R	R	R/W	R/W	R/W	R/M	R/W	R/M	R/W	R/W	R/W	R/M	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	_	All 0	R	Reserved
				For details on reading/writing these bits, see General Precautions on Handling of Product.
13 to 8	EPR	Undefined	R/W	Page Control Information
7 to 4	ESZ	Undefined	R/W	Each bit has the same function as the corresponding bit of the unified TLB (UTLB). For details, see section 7.4, TLB Functions (TLB Extended Mode; MMUCR.ME = 1)
3 to 0	_	All 0	R	Reserved
				For details on reading/writing these bits, see General Precautions on Handling of Product.

7.2.7 Physical Address Space Control Register (PASCR)

PASCR controls the operation in the physical address space.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	-	-	-	_	-				L	ΙB			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
7 to 0	UB	H'00	R/W	Buffered Write Control for Each Area (64 Mbytes)
				When writing is performed without using the cache or in the cache write-through mode, these bits specify whether the next bus access from the CPU waits for the end of writing for each area.
				0 : Buffered write (The CPU does not wait for the end of writing bus access and starts the next bus access)
				1 : Unbuffered write (The CPU waits for the end of writing bus access and starts the next bus access)
				UB[7]: Corresponding to the control register area
				UB[6]: Corresponding to area 6
				UB[5]: Corresponding to area 5
				UB[4]: Corresponding to area 4
				UB[3]: Corresponding to area 3
				UB[2]: Corresponding to area 2
				UB[1]: Corresponding to area 1
				UB[0]: Corresponding to area 0

7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR)

When the specific resource is changed, IRMCR controls whether the instruction fetch is performed again for the next instruction. The specific resource means the part of control registers, TLB, and cache.

In the initial state, the instruction fetch is performed again for the next instruction after changing the resource. However, the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction every time the resource is changed. Therefore, it is recommended that each bit in IRMCR is set to 1 and the specific instruction should be executed after all necessary resources have been changed prior to execution of the program which uses changed resources.

For details on the specific sequence, see descriptions in each resource.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	_	_	_	_	_	_	_	_	_	_		_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	-	_	_	-	_	-	_	_	_	R2	R1	LT	MT	MC
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
4	R2	0	R/W	Re-Fetch Inhibit 2 after Register Change When MMUCR, PASCR, CCR, PTEH, or RAMCR is changed, this bit controls whether re-fetch is performed for the next instruction.
				0: Re-fetch is performed1: Re-fetch is not performed

		Initial		
Bit	Bit Name	Value	R/W	Description
3	R1	0	R/W	Re-Fetch Inhibit 1 after Register Change
				When a register allocated in addresses H'FF200000 to H'FF2FFFF is changed, this bit controls whether refetch is performed for the next instruction.
				0: Re-fetch is performed
				1: Re-fetch is not performed
2	LT	0	R/W	Re-Fetch Inhibit after LDTLB Execution
				This bit controls whether re-fetch is performed for the next instruction after the LDTLB instruction has been executed.
				0: Re-fetch is performed
				1: Re-fetch is not performed
1	MT	0	R/W	Re-Fetch Inhibit after Writing Memory-Mapped TLB
				This bit controls whether re-fetch is performed for the next instruction after writing memory-mapped ITLB/UTLB while the AT bit in MMUCR is set to 1.
				0: Re-fetch is performed
				1: Re-fetch is not performed
0	MC	0	R/W	Re-Fetch Inhibit after Writing Memory-Mapped IC
				This bit controls whether re-fetch is performed for the next instruction after writing memory-mapped IC while the ICE bit in CCR is set to 1.
				0: Re-fetch is performed
				1: Re-fetch is not performed

7.3 TLB Functions (TLB Compatible Mode; MMUCR.ME = 0)

7.3.1 Unified TLB (UTLB) Configuration

The UTLB is used for the following two purposes:

- 1. To translate a virtual address to a physical address in a data access
- 2. As a table of address translation information to be recorded in the ITLB in the event of an ITLB miss

The UTLB is so called because of its use for the above two purposes. Information in the address translation table located in external memory is cached into the UTLB. The address translation table contains virtual page numbers and address space identifiers, and corresponding physical page numbers and page management information. Figure 7.6 shows the UTLB configuration. The UTLB consists of 64 fully-associative type entries. Figure 7.7 shows the relationship between the page size and address format.




Figure 7.6 UTLB Configuration (TLB Compatible Mode)

[Legend]

• VPN: Virtual page number

For 1-Kbyte page: Upper 22 bits of virtual address For 4-Kbyte page: Upper 20 bits of virtual address For 64-Kbyte page: Upper 16 bits of virtual address For 1-Mbyte page: Upper 12 bits of virtual address

• ASID: Address space identifier

Indicates the process that can access a virtual page.

In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is 0, this identifier is compared with the ASID in PTEH when address comparison is performed.



• SH: Share status bit

When 0, pages are not shared by processes.

When 1, pages are shared by processes.

• SZ[1:0]: Page size bits

Specify the page size.

00: 1-Kbyte page

01: 4-Kbyte page

10: 64-Kbyte page

11: 1-Mbyte page

• V: Validity bit

Indicates whether the entry is valid.

0: Invalid

1: Valid

Cleared to 0 by a power-on reset.

Not affected by a manual reset.

PPN: Physical page number

Upper 22 bits of the physical address of the physical page number.

With a 1-Kbyte page, PPN[28:10] are valid.

With a 4-Kbyte page, PPN[28:12] are valid.

With a 64-Kbyte page, PPN[28:16] are valid.

With a 1-Mbyte page, PPN[28:20] are valid.

The synonym problem must be taken into account when setting the PPN (see section 7.5.5, Avoiding Synonym Problems).

• PR[1:0]: Protection key data

2-bit data expressing the page access right as a code.

00: Can be read from only in privileged mode

01: Can be read from and written to in privileged mode

10: Can be read from only in privileged or user mode

11: Can be read from and written to in privileged mode or user mode

• C: Cacheability bit

Indicates whether a page is cacheable.

0: Not cacheable



1: Cacheable

When the control register area is mapped, this bit must be cleared to 0.

• D: Dirty bit

Indicates whether a write has been performed to a page.

0: Write has not been performed

1: Write has been performed

• WT: Write-through bit

Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode





Figure 7.7 Relationship between Page Size and Address Format (TLB Compatible Mode)

7.3.2 Instruction TLB (ITLB) Configuration

The ITLB is used to translate a virtual address to a physical address in an instruction access. Information in the address translation table located in the UTLB is cached into the ITLB. Figure 7.8 shows the ITLB configuration. The ITLB consists of four fully-associative type entries.



Notes: 1. The D and WT bits are not supported.

2. There is only one PR bit, corresponding to the upper bit of the PR bits in the UTLB.

Figure 7.8 ITLB Configuration (TLB Compatible Mode)

7.3.3 Address Translation Method

Figure 7.9 shows a flowchart of a memory access using the UTLB.




Figure 7.9 Flowchart of Memory Access Using UTLB (TLB Compatible Mode)

Figure 7.10 shows a flowchart of a memory access using the ITLB.




Figure 7.10 Flowchart of Memory Access Using ITLB (TLB Compatible Mode)

7.4 TLB Functions (TLB Extended Mode; MMUCR.ME = 1)

7.4.1 Unified TLB (UTLB) Configuration

Figure 7.11 shows the configuration of the UTLB in TLB extended mode. Figure 7.12 shows the relationship between the page size and address format.




Figure 7.11 UTLB Configuration (TLB Extended Mode)

[Legend]

• VPN: Virtual page number

For 1-Kbyte page: Upper 22 bits of virtual address For 4-Kbyte page: Upper 20 bits of virtual address For 8-Kbyte page: Upper 19 bits of virtual address For 64-Kbyte page: Upper 16 bits of virtual address For 256-Kbyte page: Upper 14 bits of virtual address For 1-Mbyte page: Upper 12 bits of virtual address For 4-Mbyte page: Upper 10 bits of virtual address For 64-Mbyte page: Upper 6 bits of virtual address

• ASID: Address space identifier

Indicates the process that can access a virtual page.

In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is 0, this identifier is compared with the ASID in PTEH when address comparison is performed.

• SH: Share status bit

When 0, pages are not shared by processes.

When 1, pages are shared by processes.

ESZ: Page size bits

Specify the page size.

0000: 1-Kbyte page



0001: 4-Kbyte page

0010: 8-Kbyte page

0100: 64-Kbyte page

0101: 256-Kbyte page

0111: 1-Mbyte page

1000: 4-Mbyte page

1100: 64-Mbyte page

Note: When a value other than those listed above is recorded, operation is not guaranteed.

• V: Validity bit

Indicates whether the entry is valid.

0: Invalid

1: Valid

Cleared to 0 by a power-on reset.

Not affected by a manual reset.

• PPN: Physical page number

Upper 19 bits of the physical address.

With a 1-Kbyte page, PPN[28:10] are valid.

With a 4-Kbyte page, PPN[28:12] are valid.

With a 8-Kbyte page, PPN[28:13] are valid.

With a 64-Kbyte page, PPN[28:16] are valid.

With a 256-Kbyte page, PPN[28:18] are valid.

With a 1-Mbyte page, PPN[28:20] are valid.

With a 4-Mbyte page, PPN[28:22] are valid.

With a 64-Mbyte page, PPN[28:26] are valid.

The synonym problem must be taken into account when setting the PPN (see section 7.5.5,

Avoiding Synonym Problems).

• EPR: Protection key data

6-bit data expressing the page access right as a code.

Reading, writing, and execution (instruction fetch) in privileged mode and reading, writing, and execution (instruction fetch) in user mode can be set independently. Each bit is disabled by 0 and enabled by 1.

EPR[5]: Reading in privileged mode

EPR[4]: Writing in privileged mode

EPR[3]: Execution in privileged mode (instruction fetch)

EPR[2]: Reading in user mode

EPR[1]: Writing in user mode

EPR[0]: Execution in user mode (instruction fetch)

• C: Cacheability bit

Indicates whether a page is cacheable.

0: Not cacheable

1: Cacheable

When the control register area is mapped, this bit must be cleared to 0.

• D: Dirty bit

Indicates whether a write has been performed to a page.

0: Write has not been performed.

1: Write has been performed.

• WT: Write-through bit

Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode




Figure 7.12 Relationship between Page Size and Address Format (TLB Extended Mode)

7.4.2 Instruction TLB (ITLB) Configuration

Figure 7.13 shows the configuration of the ITLB in TLB extended mode.




Figure 7.13 ITLB Configuration (TLB Extended Mode)

7.4.3 Address Translation Method

Figure 7.14 is a flowchart of memory access using the UTLB in TLB extended mode.




Figure 7.14 Flowchart of Memory Access Using UTLB (TLB Extended Mode)

Figure 7.15 is a flowchart of memory access using the ITLB in TLB extended mode.




Figure 7.15 Flowchart of Memory Access Using ITLB (TLB Extended Mode)

7.5 MMU Functions

7.5.1 MMU Hardware Management

The SH-4A supports the following MMU functions.

- 1. The MMU decodes the virtual address to be accessed by software, and performs address translation by controlling the UTLB/ITLB in accordance with the MMUCR settings.
- 2. The MMU determines the cache access status on the basis of the page management information read during address translation (C and WT bits).
- 3. If address translation cannot be performed normally in a data access or instruction access, the MMU notifies software by means of an MMU exception.
- 4. If address translation information is not recorded in the ITLB in an instruction access, the MMU searches the UTLB. If the necessary address translation information is recorded in the UTLB, the MMU copies this information into the ITLB in accordance with the LRUI bit setting in MMUCR.

7.5.2 MMU Software Management

Software processing for the MMU consists of the following:

- 1. Setting of MMU-related registers. Some registers are also partially updated by hardware automatically.
- 2. Recording, deletion, and reading of TLB entries. There are two methods of recording UTLB entries: by using the LDTLB instruction, or by writing directly to the memory-mapped UTLB. ITLB entries can only be recorded by writing directly to the memory-mapped ITLB. Deleting or reading UTLB/ITLB entries is enabled by accessing the memory-mapped UTLB/ITLB.
- 3. MMU exception handling. When an MMU exception occurs, processing is performed based on information set by hardware.

7.5.3 MMU Instruction (LDTLB)

A TLB load instruction (LDTLB) is provided for recording UTLB entries. When an LDTLB instruction is issued, the SH-4A copies the contents of PTEH and PTEL (also the contents of PTEA in TLB extended mode) to the UTLB entry indicated by the URC bit in MMUCR. ITLB entries are not updated by the LDTLB instruction, and therefore address translation information purged from the UTLB entry may still remain in the ITLB entry. As the LDTLB instruction changes address translation information, ensure that it is issued by a program in the P1 or P2 area.

After the LDTLB instruction has been executed, execute one of the following three methods before an access (include an instruction fetch) the area where TLB is used to translate the address is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the area where TLB is used to translate the address.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the LT bit in IRMCR is 0 (initial value) before executing the LDTLB instruction, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.



The operation of the LDTLB instruction is shown in figure 7.16 and 7.17.




Figure 7.16 Operation of LDTLB Instruction (TLB Compatible Mode)




Figure 7.17 Operation of LDTLB Instruction (TLB Extended Mode)

7.5.4 Hardware ITLB Miss Handling

In an instruction access, the SH-4A searches the ITLB. If it cannot find the necessary address translation information (ITLB miss occurred), the UTLB is searched by hardware, and if the necessary address translation information is present, it is recorded in the ITLB. This procedure is known as hardware ITLB miss handling. If the necessary address translation information is not found in the UTLB search, an instruction TLB miss exception is generated and processing passes to software.

7.5.5 Avoiding Synonym Problems

The following explanation is for the case with 32-Kbyte operand cache.

When information on 1- or 4-Kbyte pages is written as TLB entries, a synonym problem may arise. The problem is that, when a number of virtual addresses are mapped onto a single physical address, the same physical address data is written to a number of cache entries, and it becomes impossible to guarantee data integrity. This problem does not occur with the instruction TLB and instruction cache because only data is read in these cases. In this LSI, entry specification is performed using bits 12 to 5 of the virtual address in order to achieve fast operand cache operation. However, bits 12 to 10 of the virtual address in the case of a 1-Kbyte page, and bit 12 of the virtual address in the case of a 4-Kbyte page, are subject to address translation. As a result, bits 12 to 10 of the physical address after translation may differ from bits 12 to 10 of the virtual address.

Consequently, the following restrictions apply to the writing of address translation information as UTLB entries.

- When address translation information whereby a number of 1-Kbyte page UTLB entries are translated into the same physical address is written to the UTLB, ensure that the VPN[12:10] values are the same.
- When address translation information whereby a number of 4-Kbyte page UTLB entries are translated into the same physical address is written to the UTLB, ensure that the VPN[12] value is the same.
- Do not use 1-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.
- Do not use 4-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.

The above restrictions apply only when performing accesses using the cache.

For cache sizes other than 32 Kbytes, the page sizes that can lead to synonym problems and the bits in VPN the value of which should be matched at the time of writing entries to the UTBL are different from those shown in the above explanation. The page sizes that can lead to synonym problems are shown in table 7.3 for cache sizes of 8 Kbytes to 64 Kbytes.

Table 7.3 Cache Size and Countermeasure for Avoiding Synonym Problems

Cache Size	Page Size that can Lead to Synonym Problems	Bits in VPN that should be Matched when Writing to UTLB
8 Kbytes	1 Kbyte	VPN[1:0]
16 Kbytes	1 Kbyte	VPN[11:10]
32 Kbytes	1 Kbyte	VPN[12:10]
	4 Kbytes	VPN[12]
64 Kbytes	1 Kbyte	VPN[13:10]
	4 Kbytes	VPN[13:12]

Note: When multiple items of address translation information use the same physical memory to provide for future expansion of the SuperH RISC engine family, ensure that the VPN[20:10] values are the same. Also, do not use the same physical address for address translation information of different page sizes.

7.6 MMU Exceptions

There are seven MMU exceptions: instruction TLB multiple hit exception, instruction TLB miss exception, instruction TLB protection violation exception, data TLB multiple hit exception, data TLB miss exception, data TLB protection violation exception, and initial page write exception. Refer to figures 7.9, 7.10, 7.14, 7.15, and section 5, Exception Handling for the conditions under which each of these exceptions occurs.

7.6.1 Instruction TLB Multiple Hit Exception

An instruction TLB multiple hit exception occurs when more than one ITLB entry matches the virtual address to which an instruction access has been made. If multiple hits occur when the UTLB is searched by hardware in hardware ITLB miss handling, an instruction TLB multiple hit exception will result.

When an instruction TLB multiple hit exception occurs, a reset is executed and cache coherency is not guaranteed.

(1) Hardware Processing

In the event of an instruction TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'140 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

(2) Software Processing (Reset Routine)

The ITLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

7.6.2 Instruction TLB Miss Exception

An instruction TLB miss exception occurs when address translation information for the virtual address to which an instruction access is made is not found in the UTLB entries by the hardware ITLB miss handling routine. The instruction TLB miss exception processing carried out by hardware and software is shown below. This is the same as the processing for a data TLB miss exception.

(1) Hardware Processing

In the event of an instruction TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'040 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the instruction TLB miss exception handling routine.

(2) Software Processing (Instruction TLB Miss Exception Handling Routine)

Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- In TLB compatible mode, write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
 In TLB extended mode, write to PTEL and PTEA the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 2. When the entry to be replaced in entry replacement is specified by software, write the value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.



- 3. In TLB compatible mode, execute the LDTLB instruction and write the contents of PTEH and PTEL to the TLB.
 - In TLB extended mode, execute the LDTLB instruction and write the contents of PTEH, PTEL, PTEA to the UTLB.
- 4. Finally, execute the exception handling return instruction (RTE) to terminate the exception handling routine and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

For the execution of the LDTLB instruction, see section 7.10.1, Note on Using LDTLB Instruction.

7.6.3 Instruction TLB Protection Violation Exception

An instruction TLB protection violation exception occurs when, even though an ITLB entry contains address translation information matching the virtual address to which an instruction access is made, the actual access type is not permitted by the access right specified by the PR or EPR bit. The instruction TLB protection violation exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of an instruction TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the instruction TLB protection violation exception handling routine.



(2) Software Processing (Instruction TLB Protection Violation Exception Handling Routine)

Resolve the instruction TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

7.6.4 Data TLB Multiple Hit Exception

A data TLB multiple hit exception occurs when more than one UTLB entry matches the virtual address to which a data access has been made.

When a data TLB multiple hit exception occurs, a reset is executed, and cache coherency is not guaranteed. The contents of PPN in the UTLB prior to the exception may also be corrupted.

(1) Hardware Processing

In the event of a data TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'140 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

(2) Software Processing (Reset Routine)

The UTLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

7.6.5 Data TLB Miss Exception

A data TLB miss exception occurs when address translation information for the virtual address to which a data access is made is not found in the UTLB entries. The data TLB miss exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of a data TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.



- 3. Sets exception code H'040 in the case of a read, or H'060 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the data TLB miss exception handling routine.

(2) Software Processing (Data TLB Miss Exception Handling Routine)

Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- In TLB compatible mode, write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
 In TLB extended mode, write to PTEL and PTEA the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 2. When the entry to be replaced in entry replacement is specified by software, write the value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- In TLB compatible mode, execute the LDTLB instruction and write the contents of PTEH and PTEL to the TLB.
 In TLB extended mode, execute the LDTLB instruction and write the contents of PTEH,
 - In TLB extended mode, execute the LDTLB instruction and write the contents of PTEH, PTEL, PTEA to the UTLB.
- 4. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

For the execution of the LDTLB instruction, see section 7.10.1, Note on Using LDTLB Instruction.



7.6.6 Data TLB Protection Violation Exception

A data TLB protection violation exception occurs when, even though a UTLB entry contains address translation information matching the virtual address to which a data access is made, the actual access type is not permitted by the access right specified by the PR or EPR bit. The data TLB protection violation exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of a data TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in the case of a read, or H'0C0 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the data TLB protection violation exception handling routine.

(2) Software Processing (Data TLB Protection Violation Exception Handling Routine)

Resolve the data TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

7.6.7 Initial Page Write Exception

An initial page write exception occurs when the D bit is 0 even though a UTLB entry contains address translation information matching the virtual address to which a data access (write) is made, and the access is permitted. The initial page write exception processing carried out by hardware and software is shown below.



(1) Hardware Processing

In the event of an initial page write exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'080 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the initial page write exception handling routine.

(2) Software Processing (Initial Page Write Exception Handling Routine)

Software is responsible for the following processing:

- 1. Retrieve the necessary page table entry from external memory.
- 2. Write 1 to the D bit in the external memory page table entry.
- 3. In TLB compatible mode, write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory. In TLB extended mode, write to PTEL and PTEA the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 4. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 5. In TLB compatible mode, execute the LDTLB instruction and write the contents of PTEH and PTEL to the TLB.
 - In TLB extended mode, execute the LDTLB instruction and write the contents of PTEH, PTEL, PTEA to the UTLB.

6. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

7.7 Memory-Mapped TLB Configuration

To enable the ITLB and UTLB to be managed by software, their contents are allowed to be read from and written to by a program in the P1/P2 area with a MOV instruction in privileged mode. Operation is not guaranteed if access is made from a program in another area.

After the memory-mapped TLB has been accessed, execute one of the following three methods before an access (including an instruction fetch) to an area other than the P1/P2 area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be an area other than the P1/P2 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the MT bit in IRMCR is 0 (initial value) before accessing the memory-mapped TLB, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

The ITLB and UTLB are allocated to the P4 area in the virtual address space.

In TLB compatible mode, VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, SZ, PR, C, and SH as a data array. VPN, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, SZ, PR, C, D, WT, and SH as a data array. V and D can be accessed from both the address array side and the data array side.

In TLB extended mode, VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, ESZ, EPR, C, and SH as a data array. VPN, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, ESZ, EPR, C, D, WT, and SH as a data array. V and D can be accessed from both the address array side and the data array side.

In both TLB compatible mode and TLB extended mode, only longword access is possible. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of 0 should be specified; their read value is undefined.

7.7.1 ITLB Address Array

The ITLB address array is allocated to addresses H'F200 0000 to H'F2FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:24] have the value HF2 indicating the ITLB address array and the entry is specified by bits [9:8]. As only longword access is used, 0 should be specified for address field bits [1:0].

In the data field, bits [31:10] indicate VPN, bit [8] indicates V, and bits [7:0] indicate ASID.

The following two kinds of operation can be used on the ITLB address array:

- 1. ITLB address array read
 - VPN, V, and ASID are read into the data field from the ITLB entry corresponding to the entry set in the address field.
- 2. ITLB address array write
 - VPN, V, and ASID specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.18 Memory-Mapped ITLB Address Array

7.7.2 ITLB Data Array (TLB Compatible Mode)

The ITLB data array is allocated to addresses H'F300 0000 to H'F37F FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, and SH to be written to the data array are specified in the data field.

In the address field, bits [31:23] have the value H'F30 indicating ITLB data array and the entry is specified by bits [9:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bit [6] indicates PR, bit [3] indicates C, and bit [1] indicates SH.

The following two kinds of operation can be used on ITLB data array:

- 1. ITLB data array read
 - PPN, V, SZ, PR, C, and SH are read into the data field from the ITLB entry corresponding to the entry set in the address field.
- 2. ITLB data array write
 - PPN, V, SZ, PR, C, and SH specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.19 Memory-Mapped ITLB Data Array (TLB Compatible Mode)

7.7.3 ITLB Data Array (TLB Extended Mode)

In TLB extended mode the names of the data arrays have been changed from ITLB data array to ITLB data array 1, ITLB data array 2 is added, and the EPR and ESZ bits are accessible. In TLB extended mode, the PR and SZ bits of ITLB data array 1 are reserved and 0 should be specified as the write value for these bits. In addition, when a write to ITLB data array 1 is performed, a write to ITLB data array 2 of the same entry should always be performed.

In TLB compatible mode (MMUCR.ME = 0), ITLB data array 2 cannot be accessed. Operation if they are accessed is not guaranteed.

(1) ITLB Data Array 1

In TLB extended mode, bits 7, 6, and 4 in the data field, which correspond to the PR and SZ bits in compatible mode, are reserved. Specify 0 as the write value for these bits.




Figure 7.20 Memory-Mapped ITLB Data Array 1 (TLB Extended Mode)

(2) ITLB Data Array 2

The ITLB data array is allocated to addresses H'F380 0000 to H'F3FF FFFF in the P4 area. Access to data array 2 requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and EPR and ESZ to be written to data array 2 are specified in the data field.

In the address field, bits [31:23] have the value H'F38 indicating ITLB data array 2 and the entry is specified by bits [9:8].

In the data field, bits [13], [11], [10], and [8] indicate EPR[5], [3], [2], and [0], and bits [7:4] indicate ESZ, respectively.

The following two kinds of operation can be applied to ITLB data array 2:

- ITLB data array 2 read
 EPR and ESZ are read into the data field from the ITLB entry corresponding to the entry set in
 the address field.
- ITLB data array 2 write EPR and ESZ specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.21 Memory-Mapped ITLB Data Array 2 (TLB Extended Mode)

7.7.4 UTLB Address Array

The UTLB address array is allocated to addresses H'F600 0000 to H'F60F FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, D, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:20] have the value H'F60 indicating the UTLB address array and the entry is specified by bits [13:8]. Bit [7] that is the association bit (A bit) in the address field specifies whether address comparison is performed in a write to the UTLB address array.

In the data field, bits [31:10] indicate VPN, bit [9] indicates D, bit [8] indicates V, and bits [7:0] indicate ASID.

The following three kinds of operation can be used on the UTLB address array:

- 1. UTLB address array read
 - VPN, D, V, and ASID are read into the data field from the UTLB entry corresponding to the entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.
- UTLB address array write (non-associative)
 VPN, D, V, and ASID specified in the data field are written to the UTLB entry corresponding to the entry set in the address field. The A bit in the address field should be cleared to 0.
- 3. UTLB address array write (associative)
 - When a write is performed with the A bit in the address field set to 1, comparison of all the UTLB entries is carried out using the VPN specified in the data field and ASID in PTEH. The usual address comparison rules are followed, but if a UTLB miss occurs, the result is no operation, and an exception is not generated. If the comparison identifies a UTLB entry corresponding to the VPN specified in the data field, D and V specified in the data field are written to that entry. This associative operation is simultaneously carried out on the ITLB, and if a matching entry is found in the ITLB, V is written to that entry. Even if the UTLB comparison results in no operation, a write to the ITLB is performed as long as a matching entry is found in the ITLB. If there is a match in both the UTLB and ITLB, the UTLB information is also written to the ITLB.






Figure 7.22 Memory-Mapped UTLB Address Array

7.7.5 UTLB Data Array (TLB Compatible Mode)

The UTLB data array is allocated to addresses H'F700 0000 to H'F70F FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, D, SH, and WT to be written to data array are specified in the data field.

In the address field, bits [31:20] have the value H'F70 indicating UTLB data array and the entry is specified by bits [13:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bits [6:5] indicate PR, bit [3] indicates C, bit [2] indicates D, bit [1] indicates SH, and bit [0] indicates WT.

The following two kinds of operation can be used on UTLB data array:

- UTLB data array read
 PPN, V, SZ, PR, C, D, SH, and WT are read into the data field from the UTLB entry corresponding to the entry set in the address field.
- 2. UTLB data array write
 PPN, V, SZ, PR, C, D, SH, and WT specified in the data field are written to the UTLB entry corresponding to the entry set in the address field.




Figure 7.23 Memory-Mapped UTLB Data Array (TLB Compatible Mode)

7.7.6 UTLB Data Array (TLB Extended Mode)

In TLB extended mode, the names of the data arrays have been changed from UTLB data array to UTLB data array 1, UTLB data array 2 is added, and the EPR and ESZ bits are accessible. In TLB extended mode, the PR and SZ bits of UTLB data array 1 are reserved and 0 should be specified as the write value for these bits. In addition, when a write to UTLB data array 1 is performed, a write to UTLB data array 2 of the same entry should always be performed after that.

In TLB compatible mode (MMUCR.ME = 0), UTLB data array 2 cannot be accessed. Operation if they are accessed is not guaranteed.

(1) UTLB Data Array 1

In TLB extended mode, bits 7 to 4 in the data field, which correspond to the PR and SZ bits in compatible mode, are reserved. Specify 0 as the write value for these bits.




Figure 7.24 Memory-Mapped UTLB Data Array 1 (TLB Extended Mode)

(2) UTLB Data Array 2

The UTLB data array is allocated to addresses H'F780 0000 to H'F78F FFFF in the P4 area. Access to data array 2 requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and EPR and ESZ to be written to data array 2 are specified in the data field.

In the address field, bits [31:20] have the value HF78 indicating UTLB data array 2 and the entry is specified by bits [13:8].

In the data field, bits [13:8] indicate EPR, and bits [7:4] indicate ESZ, respectively.

The following two kinds of operation can be applied to UTLB data array 2:

1. UTLB data array 2 read

EPR and ESZ are read into the data field from the UTLB entry corresponding to the entry set in the address field.

2. UTLB data array 2 write

EPR and ESZ specified in the data field are written to the UTLB entry corresponding to the entry set in the address field.




Figure 7.25 Memory-Mapped UTLB Data Array 2 (TLB Extended Mode)

7.8 32-Bit Address Extended Mode

Setting the SE bit in PASCR to 1 changes mode from 29-bit address mode which handles the 29-bit physical address space to 32-bit address extended mode which handles the 32-bit physical address space.

Note: For support/Unsupport of the 32-bit address extended mode, see the hardware manual of the product.




Figure 7.26 Physical Address Space (32-Bit Address Extended Mode)

7.8.1 Overview of 32-Bit Address Extended Mode

In 32-bit address extended mode, the privileged space mapping buffer (PMB) is introduced. The PMB maps virtual addresses in the P1 or P2 area which are not translated in 29-bit address mode to the 32-bit physical address space. In areas which are target for address translation of the TLB (UTLB/ITLB), upper three bits in the PPN field of the UTLB or ITLB are extended and then addresses after the TLB translation can handle the 32-bit physical addresses.

As for the cache operation, P1 area is cacheable and P2 area is non-cacheable in the case of 29-bit address mode, but the cache operation of both P1 and P2 area are determined by the C bit and WT bit in the PMB in the case of 32-bit address mode.

7.8.2 Transition to 32-Bit Address Extended Mode

The SH-4A enters 29-bit address mode after a power-on reset. Transition is made to 32-bit address extended mode by setting the SE bit in PASCR to 1. In 32-bit address extended mode, the MMU operates as follows.

- 1. When the AT bit in MMUCR is 0, virtual addresses in the U0, P0, or P3 area become 32-bit physical addresses. Addresses in the P1 or P2 area are translated according to the PMB mapping information. B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB in order to indicate P1 or P2 area. The operation is not guaranteed when the value except B'10 is set to these bits.
- 2. When the AT bit in MMUCR is 1, virtual addresses in the U0, P0, or P3 area are translated to 32-bit physical addresses according to the TLB conversion information. Addresses in the P1 or P2 area are translated according to the PMB mapping information. B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB in order to indicate P1 or P2 area. The operation is not guaranteed when the value except B'10 is set to these bits.
- 3. Regardless of the setting of the AT bit in MMUCR, bits 31 to 29 in physical addresses become B'111 in the control register area (addresses H'FC00 0000 to H'FFFF FFFF). When the control register area is recorded in the UTLB and accessed, B'111 should be set to PPN[31:29].

7.8.3 Privileged Space Mapping Buffer (PMB) Configuration

In 32-bit address extended mode, virtual addresses in the P1 or P2 area are translated according to the PMB mapping information. The PMB has 16 entries and configuration of each entry is as follows.






Figure 7.27 PMB Configuration

[Legend]

• VPN: Virtual page number

For 16-Mbyte page: Upper 8 bits of virtual address For 64-Mbyte page: Upper 6 bits of virtual address For 128-Mbyte page: Upper 5 bits of virtual address For 512-Mbyte page: Upper 3 bits of virtual address

Note: B'10 should be set to the upper 2 bits of VPN in order to indicate P1 or P2 area.

• SZ: Page size bits

Specify the page size.

00: 16-Mbyte page

01: 64-Mbyte page

10: 128-Mbyte page

11: 512-Mbyte page

• V: Validity bit

Indicates whether the entry is valid.

0: Invalid

1: Valid

Cleared to 0 by a power-on reset.

Not affected by a manual reset.

• PPN: Physical page number

Upper 8 bits of the physical address of the physical page number.

With a 16-Mbyte page, PPN[31:24] are valid.

With a 64-Mbyte page, PPN[31:26] are valid.

With a 128-Mbyte page, PPN[31:27] are valid.

With a 512-Mbyte page, PPN[31:29] are valid.

• C: Cacheability bit

Indicates whether a page is cacheable.

0: Not cacheable

1: Cacheable

• WT: Write-through bit

Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode

• UB: Buffered write bit

Specifies whether a buffered write is performed.

- 0: Buffered write (Data access of subsequent processing proceeds without waiting for the write to complete.)
- 1: Unbuffered write (Data access of subsequent processing is stalled until the write has completed.)

7.8.4 PMB Function

The SH-4A supports the following PMB functions.

- 1. Only memory-mapped write can be used for writing to the PMB. The LDTLB instruction cannot be used to write to the PMB.
- 2. Software must ensure that every accessed P1 or P2 address has a corresponding PMB entry before the access occurs. When an access to an address in the P1 or P2 area which is not recorded in the PMB is made, the SH-4A is reset by the TLB. In this case, the accessed address in the P1 or P2 area which causes the TLB reset is stored in the TEA and code H'140 in the EXPEVT.
- 3. The SH-4A does not guarantee the operation when multiple hit occurs in the PMB. Special care should be taken when the PMB mapping information is recorded by software.
- 4. The PMB does not have an associative write function.
- 5. Since there is no PR field in the PMB, read/write protection cannot be preformed. The address translation target of the PMB is the P1 or P2 address. In user mode access, an address error exception occurs.
- 6. Both entries from the UTLB and PMB are mixed and recorded in the ITLB by means of the hardware ITLB miss handling. However, these entries can be identified by checking whether



VPN[31:30] is 10 or not. When an entry from the PMB is recorded in the ITLB, H'00, 01, and 1 are recorded in the ASID, PR, and SH fields which do not exist in the PMB, respectively.

7.8.5 Memory-Mapped PMB Configuration

To enable the PMB to be managed by software, its contents can be read from and written to by a program with a MOV.L instruction in privileged mode. The PMB address array is allocated to addresses HF610 0000 to HF61F FFFF in the P4 area and the PMB data array to addresses HF710 0000 to HF71F FFFF in the P4 area. VPN and V in the PMB can be accessed as an address array, PPN, V, SZ, C, WT, and UB as a data array. V can be accessed from both the address array side and the data array side. A program which executes a PMB memory-mapped access should be placed in the page area at which the C bit in PMB is cleared to 0.

1. PMB address array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as an entry, bits 31 to 24 in the data field are read as VPN and bit 8 in the data field as V.

2. PMB address array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are specified as VPN and bit 8 in the data field as V, data is written to the specified entry.

3. PMB data array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, bits 31 to 24 in the data field are read as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT.

4. PMB data array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are specified as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT, data is written to the specified entry.






Figure 7.28 Memory-Mapped PMB Address Array




Figure 7.29 Memory-Mapped PMB Data Array

7.8.6 Notes on Using 32-Bit Address Extended Mode

When using 32-bit address extended mode, note that the items described in this section are extended or changed as follows.

(1) PASCR

The SE bit is added in bit 31 in the control register (PASCR). The bits 6 to 0 of the UB in the PASCR are invalid (Note that the bit 7 of the UB is still valid). When writing to the P1 or P2 area, the UB bit in the PMB controls whether a buffered write is performed or not. When the MMU is enabled, the UB bit in the TLB controls writing to the P0, P3, or U0 area. When the MMU is disabled, writing to the P0, P3, or U0 area is always performed as a buffered write.

Bit	Bit Name	Initial Value	R/W	Description
31	SE	0	R/W	0: 29-bit address mode
				1: 32-bit address extended mode

Bit	Bit Name	Initial Value	R/W	Description
30 to 8	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
7 to 0	UB	All 0	R/W	Buffered Write Control for Each Area (64 Mbytes)
				When writing is performed without using the cache or in the cache write-through mode, these bits specify whether the CPU waits for the end of writing for each area.
				0: The CPU does not wait for the end of writing
				1: The CPU stalls and waits for the end of writing
				UB[7]: Corresponding to the control register area
				UB[6:0]: These bits are invalid in 32-bit address extended mode.

(2) ITLB

The PPN field in the ITLB is extended to bits 31 to 10.

(3) UTLB

The PPN field in the UTLB is extended to bits 31 to 10. The same UB bit as that in the PMB is added in each entry of the UTLB.

- UB: Buffered write bit
 - Specifies whether a buffered write is performed.
 - 0: Buffered write (Subsequent processing proceeds without waiting for the write to complete.)
 - 1: Unbuffered write (Subsequent processing is stalled until the write has completed.)

In a memory-mapped TLB access, the UB bit can be read from or written to by bit 9 in the data array.

(4) PTEL

The same UB bit as that in the PMB is added in bit 9 in PTEL. This UB bit is written to the UB bit in the UTLB by the LDTLB instruction. The PPN field is extended to bits 31 to 10.



(5) CCR.CB

The CB bit in CCR is invalid. Whether a cacheable write for the P1 area is performed in copyback mode or write-though mode is determined by the WT bit in the PMB.

(6) IRMCR.MT

The MT bit in IRMCR is valid for a memory-mapped PMB write.

(7) QACR0, QACR1

AREA0[4:2]/AREA1[4:2] fields of QACR0/QACR1 are extended to AREA0[7:2]/AREA1[7:2] corresponding to physical address [31:26].

(8) LSA0, LSA1, LDA0, LDA1

LOSADR, L1SADR, L0DADR, and L1DADR fields are extended to bits 31 to 10.

When using 32-bit address mode, the following notes should be applied to software.

- 1. For the SE bit switching, switching from 0 to 1 is only supported in a boot routine which is allocated in an area where caching and TLB-based address translation are not allowed and runs after a power-on reset or manual reset.
- 2. After switching the SE bit, an area in which the program is allocated becomes the target of the PMB address translation. Therefore, the area should be recorded in the PMB before switching the SE bit. An address which may be accessed in the P1 or P2 area such as the exception handler should also be recorded in the PMB.
- When an external memory access occurs by an operand memory access located before the MOV.L instruction which switches the SE bit, external memory space addresses accessed in both address modes should be the same.
- 4. Note that the V bit is mapped to both address array and data array in PMB registration. That is, first write 0 to the V bit in one of arrays and then write 1 to the V bit in another array.

7.9 32-Bit Boot Function

The address mode of the SH-4A after a power-on reset or manual reset can be switched between 29-bit address mode and 32-bit address extended mode by specifying external pins. The following changes apply when the SH-4A is booted up in 32-bit address extended mode.

Note: For support/Unsupport of the 32-bit boot function, see the hardware manual of the product.

7.9.1 Initial Entries to PMB

When 32-bit address extended mode is specified by external pins, the following initial entries are recorded in the PMB after a power-on reset or manual reset, and the SE bit in the PASCR register is initialized to 1. For entries 2 to 15, only the V bit is initialized to 0.

Entry	VPN[31:24]	PPN[31:24]	V	SZ[1:0]	С	UB	WT
0	10000000	*	1	11	1	0	1
1	10100000	*	1	11	0	0	0

Note: * The initial values of bits PPN[31:24] depend on the product. For details, see the manual of the corresponding product.

7.9.2 Notes on 32-Bit Boot

Immediately after a power-on or manual reset, the P1 or P2 area is mapped to the PMB. Therefore, when an area other than that indicated by the initial entry needs to be mapped, follow the procedures below to modify the PMB, taking care not to generate PMB misses and multiple PMB hits. The procedure should be set up within the boot routine and should be executed before activation of the caches and TLB (CCR.ICE = 1, CCR.OCE = 1, and MMUCR.AT = 1). Do not use routines other than the boot routine to change the value recorded in the PMB.

(1) When the Program Modifying the PMB is in the P1 or P2 Area

- Read the initial entry, change only the SZ bits to reduce the page size, and save the new value over the previous entry. The program that changes the PMB should be allocated within 1 Mbyte of the top of the page with the reduced size.
- 2. Invalidate the entry remaining in the ITLB that corresponds to the PMB by writing 1 to the TI bit in the MMUCR register.
- 3. In the memory-mapped PMB, record PMB entries to fill the P1 or P2 area in which the PMB translation information is evicted by step 1.



- 4. Execute one of the following steps, A, B, and C. Do not execute a branch or operand access for the P1 or P2 area in which the PMB translation information is evicted by step 1.
 - A. Perform a branch using the RTE instruction.
 - B. Execute the ICBI instruction for any address (including non-cacheable area).
 - C. If the MT bit in IRMCR is set to 0 (initial value) before accessing the memory-mapped PMB, no specific sequence is required.

However, correct operation with method C may no longer be guaranteed in future SuperH-family products. Selection of step A or B is recommended to ensure compatibility with future SuperH-family products.

(2) When the Program Modifying the PMB is in Areas Other than the P1 or P2 Area

- 1. Invalidate the entry remaining in the ITLB by writing 1 to the TI bit in MMUCR.
- 2. In the memory-mapped PMB, change PMB entries.
- 3. Execute one of the following steps, A, B, and C. Do not execute a branch or operand access for the P1 or P2 area before this execution.
 - A. Perform a branch using the RTE instruction.
 - B. Execute the ICBI instruction for any address (including non-cacheable area).
 - C. If the MT bit in IRMCR is set to 0 (initial value) before accessing the memory-mapped PMB, no specific sequence is required.

However, correct operation with method C may no longer be guaranteed in future SuperH-family products. Selection of step A or B is recommended to ensure compatibility with future SuperH-family products.

7.10 Usage Notes

7.10.1 Note on Using LDTLB Instruction

When using an LDTLB instruction instead of software to a value to the MMUCR. URC, execute 1 or 2 below.

- 1. In 29-bit address mode, follow A. and B. below. In 32-bit address mode, follow A. through D. below.
 - A. Place the TLB miss exception handling routine*¹ only in the P1, P2 area, or the on-chip memory so that all the instruction accesses*³ in the TLB miss exception handling routine should occur solely in the P1, P2 area, or the on-chip memory. Clear the RP bit in the RAMCR register to 0 (initial value), when the TLB miss exception handling routine is placed in the on-chip memory.
 - B. Use only one page of the PMB for instruction accesses*³ in the TLB miss exception handling routine*¹. In 32-bit address mode, do not place them in the last 64 bytes of a page of the PMB.
 - C. In 32-bit address mode, obey 1 and 2 below when recording information in the UTLB in the MMU-related exception*2 handling routine.
 - a. When thea TLB miss exception occurs, and recording the information of a page with the access right in the UTLB, do not record the page, in which the exception has occurred, in the UTLB using the following two operations.
 - Specifies the protection key data that causes a protection violation exception upon reexecution of the instruction that has caused the TLB miss exception and records the page, in which the TLB miss exception has occurred, in the UTLB.
 - Specifies the protection key data that does not cause a protection violation exception in the protection violation exception handling routine to record the page in the UTLB and re-executes the instruction that has caused the protection violation exception.
 - b. When an initial page write exception occurs and the TLB entry in the UTLB of which the dirty bit is 1 is replaced, before the write instruction for the page corresponding to this replaced TLB entry is completed, register the TLB entry of which the dirty bit is 1.
 - D. Do not make an attempt to execute the FDIV or FSQRT instruction in the TLB miss exception handling routine.
- If a TLB miss exception occurs, add 1 to MMUCR.URC before executing an LDTLB instruction.
- Notes: 1. An exception handling routine is an entire set of instructions that are executed from the address (VBR + offset) upon occurrence of an exception to the RTE for returning to the original program or to the RTE delay slot.



- 2. MMU-related exceptions are: instruction TLB miss exception, instruction TLB miss protection violation exception, data TLB miss exception, data TLB protection violation exception, and initial page write exception.
- 3. Instruction accesses include the PREFI and ICBI instructions.

Section 8 Caches

The SH-4A has an on-chip 32-Kbyte instruction cache (IC) for instructions and an on-chip 32-Kbyte operand cache (OC) for data.

Note: For the size of instruction cache and operand cache, see the hardware manual of the product. This manual describes the 32-Kbyte case for each cache memory.

For different cache sizes, bit positions different from those shown in figures 8.1, 8.2, and 8.5 to 8.8 apply. The bit positions in ways and entries for various cache sizes are given in the table below. The bit positions in ways apply to figures 8.5 to 8.8, and those in entries apply to figures 8.1, 8.2, 8.5, 8.7, and 8.8.

Cache size	Way	Entry	
8 Kbytes	bit[12:11]	bit[10:5]	
16 Kbytes	bit[13:12]	bit[11:5]	
32 Kbytes	bit[14:13]	bit[12:5]	
64 Kbytes	bit[15:14]	bit[13:5]	

8.1 Features

The features of the cache are given in table 8.1.

The SH-4A supports two 32-byte store queues (SQs) to perform high-speed writes to external memory. The features of the store queues are given in table 8.2.

Table 8.1 Cache Features

Item	Instruction Cache	Operand Cache
Capacity	32-Kbyte cache	32-Kbyte cache
Туре	4-way set-associative, virtual address index/physical address tag	4-way set-associative, virtual address index/physical address tag
Line size	32 bytes	32 bytes
Entries	256 entries/way	256 entries/way
Write method	_	Copy-back/write-through selectable
Replacement method	LRU (least-recently-used) algorithm	LRU (least-recently-used) algorithm

Table 8.2 Store Queue Features

Item	Store Queues
Capacity	32 bytes × 2
Addresses	H'E000 0000 to H'E3FF FFFF
Write	Store instruction (1-cycle write)
Write-back	Prefetch instruction (PREF instruction)
Access right	When MMU is disabled: Determined by SQMD bit in MMUCR
	When MMU is enabled: Determined by PR for each page

The operand cache of the SH-4A is 4-way set associative, each may comprising 256 cache lines. Figure 8.1 shows the configuration of the operand cache.

The instruction cache is 4-way set-associative, each way comprising 256 cache lines. Figure 8.2 shows the configuration of the instruction cache.

The SH-4A has an IC way prediction scheme to reduce power consumption. In addition, memory-mapped associative writing, which is detectable as an exception, can be enabled by using the non-support detection exception register (EXPMASK). For details, see section 5, Exception Handling.






Figure 8.1 Configuration of Operand Cache (Cache size = 32 Kbytes)




Figure 8.2 Configuration of Instruction Cache (Cache size = 32 Kbytes)

Tag

Stores the upper 19 bits of the 29-bit physical address of the data line to be cached. The tag is not initialized by a power-on or manual reset.

• V bit (validity bit)

Indicates that valid data is stored in the cache line. When this bit is 1, the cache line data is valid. The V bit is initialized to 0 by a power-on reset, but retains its value in a manual reset.

• U bit (dirty bit)

The U bit is set to 1 if data is written to the cache line while the cache is being used in copyback mode. That is, the U bit indicates a mismatch between the data in the cache line and the data in external memory. The U bit is never set to 1 while the cache is being used in write-through mode, unless it is modified by accessing the memory-mapped cache (see section 8.6, Memory-Mapped Cache Configuration). The U bit is initialized to 0 by a power-on reset, but retains its value in a manual reset.



Data array

The data field holds 32 bytes (256 bits) of data per cache line. The data array is not initialized by a power-on or manual reset.

LRU

In a 4-way set-associative method, up to 4 items of data can be registered in the cache at each entry address. When an entry is registered, the LRU bit indicates which of the 4 ways it is to be registered in. The LRU mechanism uses 6 bits of each entry, and its usage is controlled by hardware. The LRU (least-recently-used) algorithm is used for way selection, and selects the less recently accessed way. The LRU bits are initialized to 0 by a power-on reset but not by a manual reset. The LRU bits cannot be read from or written to by software.

8.2 Register Descriptions

The following registers are related to cache.

Table 8.3 Register Configuration

Register Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Size
Cache control register	CCR	R/W	H'FF00 001C	H'1F00 001C	32
Queue address control register 0	QACR0	R/W	H'FF00 0038	H'1F00 0038	32
Queue address control register 1	QACR1	R/W	H'FF00 003C	H'1F00 003C	32
On-chip memory control register	RAMCR	R/W	H'FF00 0074	H'1F00 0074	32

Note: * These P4 addresses are for the P4 area in the virtual address space. These area 7 addresses are accessed from area 7 in the physical address space by means of the TLB.

Table 8.4 Register States in Each Processing State

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep	Standby
Cache control register	CCR	H'0000 0000	H'0000 0000	Retained	Retained
Queue address control register 0	QACR0	Undefined	Undefined	Retained	Retained
Queue address control register 1	QACR1	Undefined	Undefined	Retained	Retained
On-chip memory control register	RAMCR	H'0000 0000	H'0000 0000	Retained	Retained

8.2.1 Cache Control Register (CCR)

CCR controls the cache operating mode, the cache write mode, and invalidation of all cache entries.

CCR modifications must only be made by a program in the non-cacheable P2 area or IL memory. After CCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the cacheable area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating CCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after CCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	ICI	_	_	ICE	_	_	_	_	OCI	СВ	WT	OCE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
11	ICI	0	R/W	IC Invalidation Bit
				When 1 is written to this bit, the V bits of all IC entries are cleared to 0. This bit is always read as 0.

Bit	Bit Name	Initial Value	R/W	Description
10, 9	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
8	ICE	0	R/W	IC Enable Bit
				Selects whether the IC is used. Note however when address translation is performed, the IC cannot be used unless the C bit in the page management information is also 1.
				0: IC not used 1: IC used
7 to 4	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
3	OCI	0	R/W	OC Invalidation Bit
				When 1 is written to this bit, the V and U bits of all OC entries are cleared to 0. This bit is always read as 0.
2	СВ	0	R/W	Copy-Back Bit
				Indicates the P1 area cache write mode.
				0: Write-through mode 1: Copy-back mode
1	WT	0	R/W	Write-Through Mode
				Indicates the P0, U0, and P3 area cache write mode. When address translation is performed, the value of the WT bit in the page management information has priority.
				0: Copy-back mode 1: Write-through mode
0	OCE	0	R/W	OC Enable Bit
				Selects whether the OC is used. Note however when address translation is performed, the OC cannot be used unless the C bit in the page management information is also 1.
				0: OC not used 1: OC used



8.2.2 Queue Address Control Register 0 (QACR0)

QACR0 specifies the area onto which store queue 0 (SQ0) is mapped when the MMU is disabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	ı	-	_	ı	ı	_	ı	_	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	–	_	_	AREA0		_	-	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	_	_	_	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
4 to 2	AREA0	Undefined	R/W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ0.
1, 0	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.

8.2.3 Queue Address Control Register 1 (QACR1)

QACR1 specifies the area onto which store queue 1 (SQ1) is mapped when the MMU is disabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ı	-	_	-	ı	-	_	ı	_	_	_	ı	_		_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	١	_	1	1	-	1	1	_	_		AREA1			_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	_	_	_	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
4 to 2	AREA1	Undefined	R/W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ1.
1, 0	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.

8.2.4 On-Chip Memory Control Register (RAMCR)

RAMCR controls the number of ways in the IC and OC and prediction of the IC way.

RAMCR modifications must only be made by a program in the non-cacheable P2 area. After RAMCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area, the IL memory area, the OL memory area, or the U memory area is performed.


- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the non-cacheable area, the IL memory area, the OL memory area, or the U memory area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating RAMCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after RAMCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	_	_	_	_	-	_	_	_	_	_	_		_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	RMD	RP	IC2W	OC2W	ICWPD	_	_	_	_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
9	RMD	0	R/W	On-Chip Memory Access Mode Bit
				For details, see section 9.4, On-Chip Memory Protective Functions.

		Initial		
Bit	Bit Name	Value	R/W	Description
8	RP	0	R/W	On-Chip Memory Protection Enable Bit
				For details, see section 9.4, On-Chip Memory Protective Functions.
7	IC2W	0	R/W	IC Two-Way Mode bit
				0: IC is a four-way operation
				1: IC is a two-way operation
				For details, see section 8.4.3, IC Two-Way Mode.
6	OC2W	0	R/W	OC Two-Way Mode bit
				0: OC is a four-way operation
				1: OC is a two-way operation
				For details, see section 8.3.6, OC Two-Way Mode.
5	ICWPD	0	R/W	IC Way Prediction Stop
				Selects whether the IC way prediction is used.
				0: Instruction cache performs way prediction.
				1: Instruction cache does not perform way prediction.
4 to 0	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.



8.3 Operand Cache Operation

8.3.1 Read Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is read from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tags read from the each way is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 4.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 5.
- 3. Cache hit

The data indexed by virtual address bits [4:0] is read from the data field of the cache line on the hitted way in accordance with the access size. Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. When the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and 0 is written to the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.

5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit, and 0 to the U bit. And the LRU bits are updated to indicate the way is latest one. The data in the



write-back buffer is then written back to external memory.

8.3.2 Prefetch Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is prefetched from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 4.
- If there is no way whose tag matches and the V bit is 1, and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 5.
- 3. Cache hit

Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and 0 is written to the U bit on the way. And the LRU bit is updated to indicate the way is latest one.

5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. And the LRU bits are updated to indicate the way is latest one. The data in the write-back buffer is then written back to external memory.



8.3.3 Write Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is written to a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3 for copy-back and No. 4 for write-through.
- I If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 5 for copy-back and No. 7 for write-through.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 6 for copy-back and No. 7 for write-through.
- 3. Cache hit (copy-back)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then 1 is written to the U bit. The LRU bits are updated to indicate the way is the latest one.

4. Cache hit (write-through)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. A write is also performed to external memory corresponding to the virtual address. Then the LRU bits are updated to indicate the way is the latest one. In this case, the U bit isn't updated.

5. Cache miss (copy-back, no write-back)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address.

Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.



6. Cache miss (copy-back, with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then a data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quadword data (8 bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one. Then the data in the write-back buffer is then written back to external memory.

7. Cache miss (write-through)

A write of the specified access size is performed to the external memory corresponding to the virtual address. In this case, a write to cache is not performed.

8.3.4 Write-Back Buffer

In order to give priority to data reads to the cache and improve performance, the SH-4A has a write-back buffer which holds the relevant cache entry when it becomes necessary to purge a dirty cache entry into external memory as the result of a cache miss. The write-back buffer contains one cache line of data and the physical address of the purge destination.




Figure 8.3 Configuration of Write-Back Buffer

8.3.5 Write-Through Buffer

The SH-4A has a 64-bit buffer for holding write data when writing data in write-through mode or writing to a non-cacheable area. This allows the CPU to proceed to the next operation as soon as the write to the write-through buffer is completed, without waiting for completion of the write to external memory.



Figure 8.4 Configuration of Write-Through Buffer



8.3.6 OC Two-Way Mode

When the OC2W bit in RAMCR is set to 1, OC two-way mode which only uses way 0 and way 1 in the OC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped OC access is made.

The OC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the OC, data should be written back by software, if necessary, 1 should be written to the OCI bit in CCR, and all entries in the OC should be invalid before modifying the OC2W bit.

8.4 Instruction Cache Operation

8.4.1 Read Operation

When the IC is enabled (ICE = 1 in CCR) and instruction fetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and the V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, see No. 4.
- 3. Cache hit

The data indexed by virtual address bits [4:2] is read as an instruction from the data field on the hit way. The LRU bits are updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on the way which selected using LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cachemissed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU as an instruction. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the V bit, the LRU bits are updated to indicate the way is the latest one.

8.4.2 Prefetch Operation

When the IC is enabled (ICE = 1 in CCR) and instruction prefetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and the V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, see No. 4.



3. Cache hit

The LRU bits is updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on a way which selected using the LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cachemissed data. In the prefetch operation, the CPU doesn't wait the data arrived. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the V bit, the LRU bits is updated to indicate the way is the latest one.

8.4.3 IC Two-Way Mode

When the IC2W bit in RAMCR is set to 1, IC two-way mode which only uses way 0 and way 1 in the IC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped IC access is made.

The IC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the IC, 1 should be written to the ICI bit in CCR and all entries in the IC should be invalid before modifying the IC2W bit.

8.4.4 Instruction Cache Way Prediction Operation

The SH-4A incorporates an instruction cache (IC) way prediction scheme to reduce power consumption. This is achieved by activating only the data array that corresponds to a predicted way. When way prediction misses occur, data must be re-read from the right way, which may lead to lower performance in instruction fetching. Setting the ICWPD bit to 1 disables the IC way prediction scheme. Since way prediction misses do not occur in this mode, there is no loss of performance in instruction fetching but the IC consumes more power. The ICWPD bit should be modified by a program in the non-cacheable P2 area. If a valid line has already been recorded in the IC at this time, invalidate all entries in the IC by writing 1 to the ICI bit in CCR before modifying the ICWPD bit.

8.5 Cache Operation Instruction

8.5.1 Coherency between Cache and External Memory

(1) Cache Operation Instruction

Coherency between cache and external memory should be assured by software. In the SH-4A, the following six instructions are supported for cache operations. Details of these instructions are given in section 11, Instruction Descriptions.

- Operand cache invalidate instruction: OCBI @Rn
 Operand cache invalidation (no write-back)
- Operand cache purge instruction: OCBP @Rn
 Operand cache invalidation (with write-back)
- Operand cache write-back instruction: OCBWB @Rn
 Operand cache write-back
- Operand cache allocate instruction: MOVCA.L R0,@Rn
 Operand cache allocation
- Instruction cache invalidate instruction: ICBI @Rn Instruction cache invalidation
- Operand access synchronization instruction: SYNCO Wait for data transfer completion

(2) Coherency Control

The operand cache can receive "PURGE" and "FLUSH" transaction from SuperHyway bus to control the cache coherency. Since the address used by the PURGE and FLUSH transaction is a physical address, do not use the 1 Kbyte page size to avoid cache synonym problem in MMU enable mode.

PURGE transaction

When the operand cache is enabled, the PURGE transaction checks the operand cache and invalidates the hit entry. If the invalidated entry is dirty, the data is written back to the external memory. If the transaction is not hit to the cache, it is no-operation.



FLUSH transaction

When the operand cache is enabled, the FLUSH transaction checks the operand cache and if the hit line is dirty, then the data is written back to the external memory. If the transaction is not hit to the cache or the hit entry is not dirty, it is no-operation.

(3) Changes in Instruction Specifications Regarding Coherency Control

Of the operand cache operating instructions, the coherency control-related specifications of OCBI, OCBP, and OCBWB have been changed from those of the SH-4A with H'20-valued VER bits in the processor version register (PVR).

Changes in the invalidate instruction OCBI@Rn

When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In the SH-4A with extended functions, this instruction invalidates the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] provided that Rn[31:24] = H'F4 (OC address array area). In this process, writing back of the line does not take place even if the line to be invalidated is dirty. This operation is only executable in privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction to invalidate the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F3, H'F5 to H'FF).

• Changes in the purge instruction OCBP@Rn

When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In the SH-4A with extended functions, this instruction invalidates the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] provided that Rn[31:24] = H'F4 (OC address array area). In this process, writing back of the line takes place when the line to be invalidated is dirty. This operation is only executable in privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction to invalidate the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F3, H'F5 to H'FF).

• Changes in the write-back instruction OCBWB@Rn

When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In the SH-4A with extended functions, provided that Rn[31:24] = H'F4 (OC address array area), this instruction writes back the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] if it is dirty and clears the dirty bit to 0. This operation is only executable in



privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction to invalidate the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F3, H'F5 to H'FF).

8.5.2 Prefetch Operation

The SH-4A supports a prefetch instruction to reduce the cache fill penalty incurred as the result of a cache miss. If it is known that a cache miss will result from a read or write operation, it is possible to fill the cache with data beforehand by means of the prefetch instruction to prevent a cache miss due to the read or write operation, and so improve software performance. If a prefetch instruction is executed for data already held in the cache, or if the prefetch address results in a UTLB miss or a protection violation, the result is no operation, and an exception is not generated. Details of the prefetch instruction are given in section 11, Instruction Descriptions.

Prefetch instruction (OC) : PREF @RnPrefetch instruction (IC) : PREFI @Rn



8.6 Memory-Mapped Cache Configuration

The IC and OC can be managed by software. The contents of IC data array can be read from or written to by a program in the P2 area by means of a MOV instruction in privileged mode. The contents of IC address array can also be read from or written to in privileged mode by a program in the P2 area or the IL memory area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. In this case, execute one of the following three methods for executing a branch to the P0, U0, P1, or P3 area.

- 1. Execute a branch using the RTE instruction.
- 2. Execute a branch to the P0, U0, P1, or P3 area after executing the ICBI instruction for any address (including non-cacheable area).
- 3. If the MC bit in IRMCR is 0 (initial value) before making an access to the memory-mapped IC, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after making an access to the memory-mapped IC.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

In privileged mode, the OC contents can be read from or written to by a program in the P1 or P2 area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. The IC and OC are allocated to the P4 area in the virtual address space. Only data accesses can be used on both the IC address array and data array and the OC address array and data array, and accesses are always longword-size. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of 0 should be specified and the read value is undefined.

8.6.1 IC Address Array

The IC address array is allocated to addresses HF000 0000 to HF0FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F0 indicating the IC address array, and the way is specified by bits [14:13] and the entry by bits [12:5]. The association bit (A bit) [3] in the address field specifies whether or not association is performed when writing to the IC address array. As only longword access is used, 0 should be specified for address field bits [1:0].



In the data field, the tag is indicated by bits [31:10], and the V bit by bit [0]. As the IC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the IC address array:

1. IC address array read

The tag and V bit are read into the data field from the IC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. IC address array write (non-associative)

The tag and V bit specified in the data field are written to the IC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to 0.

3. IC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the ITLB. If the addresses match and the V bit in the way is 1, the V bit specified in the data field is written into the IC entry. In other cases, no operation is performed. This operation is used to invalidate a specific IC entry. If an ITLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: IC address array associative writing function may not be supported in the future SuperH Series. Therefore, it is recommended that the ICBI instruction should be used to operate the IC definitely by handling ITLB miss and reporting ITLB miss exception.




Figure 8.5 Memory-Mapped IC Address Array (Cache size = 32 Kbytes)

8.6.2 IC Data Array

The IC data array is allocated to addresses H'F100 0000 to H'F1FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F1 indicating the IC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, 0 should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the IC data array:

1. IC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.

2. IC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.




Figure 8.6 Memory-Mapped IC Data Array (Cache size = 32 Kbytes)

8.6.3 OC Address Array

The OC address array is allocated to addresses H'F400 0000 to H'F4FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a



32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag, U bit, and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F4 indicating the OC address array, and the way is specified by bits [14:13] and the entry by bits [12:5]. The association bit (A bit) [3] in the address field specifies whether or not association is performed when writing to the OC address array. As only longword access is used, 0 should be specified for address field bits [1:0].

In the data field, the tag is indicated by bits [31:10], the U bit by bit [1], and the V bit by bit [0]. As the OC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the OC address array:

1. OC address array read

The tag, U bit, and V bit are read into the data field from the OC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. OC address array write (non-associative)

The tag, U bit, and V bit specified in the data field are written to the OC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to 0. When a write is performed to a cache line for which the U bit and V bit are both 1, after writeback of that cache line, the tag, U bit, and V bit specified in the data field are written.

3. OC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the UTLB. If the addresses match and the V bit in the way is 1, the U bit and V bit specified in the data field are written into the OC entry. In other cases, no operation is performed. This operation is used to invalidate a specific OC entry. If the OC entry U bit is 1, and 0 is written to the V bit or to the U bit, write-back is performed. If a UTLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: OC address array associative writing function may not be supported in the future SuperH Series. Therefore, it is recommended that the OCBI, OCBP, or OCBWB instruction should be used to operate the OC definitely by reporting data TLB miss exception.






Figure 8.7 Memory-Mapped OC Address Array (Cache size = 32 Kbytes)

8.6.4 OC Data Array

The OC data array is allocated to addresses H'F500 0000 to H'F5FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F5 indicating the OC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, 0 should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the OC data array:

1. OC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field.

2. OC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field. This write does not set the U bit to 1 on the address array side.




Figure 8.8 Memory-Mapped OC Data Array (Cache size = 32 Kbytes)

8.6.5 Memory-Mapped Cache Associative Write Operation

Associative writing to the IC and OC address arrays may not be supported in future SuperH-family products. The use of instructions ICBI, OCBI, OCBP, and OCBWB is recommended. These instructions handle ITLB misses, and notify instruction TLB miss exceptions and data TLB miss exceptions, thus providing a sure way of controlling the IC and OC. As a transitional measure, the SH-4A generates address errors when this function is used. If compatibility with previous products is a crucial consideration, on the other hand, the MMCAW bit in EXPMASK (HFF2F 0004) can be set to 1 to enable this function. However, instructions ICBI, OCBI, OCBP, and OCBWB should be used to guarantee compatibility with future SuperH-family products.

8.7 Store Oueues

The SH-4A supports two 32-byte store queues (SQs) to perform high-speed writes to external memory.

8.7.1 SQ Configuration

There are two 32-byte store queues, SQ0 and SQ1, as shown in figure 8.9. These two store queues can be set independently.




Figure 8.9 Store Queue Configuration

8.7.2 Writing to SQ

A write to the SQs can be performed using a store instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area. A longword or quadword access size can be used. The meanings of the address bits are as follows:

[31:26]	: 111000	Store queue specification
[010]		Store queue specimention

[25:6] : Don't care Used for external memory transfer/access right

[5] : 0/1 0: SQ0 specification 1: SQ1 specification

[4:2] : LW specification Specifies longword position in SQ0/SQ1

[1:0] : 00 Fixed at 0

8.7.3 Transfer to External Memory

Transfer from the SQs to external memory can be performed with a prefetch instruction (PREF). Issuing a PREF instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area starts a transfer from the SQs to external memory. The transfer length is fixed at 32 bytes, and the start address is always at a 32-byte boundary. While the contents of one SQ are being transferred to external memory, the other SQ can be written to without a penalty cycle. However, writing to the SQ involved in the transfer to external memory is kept waiting until the transfer is completed.

The physical address bits [28:0] of the SQ transfer destination are specified as shown below, according to whether the MMU is enabled or disabled.

• When MMU is enabled (AT = 1 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is set in VPN of the UTLB, and the transfer destination physical address in PPN. The ASID, V, SZ, SH, PR, and D bits have the same meaning as for normal address translation, but the C and WT bits have no meaning with regard to this page. When a prefetch instruction is issued for the SQ area, address translation is performed and physical address bits [28:10] are generated in accordance with the SZ bit specification. For physical address bits [9:5], the address prior to address translation is generated in the same way as when the MMU is disabled. Physical address bits [4:0] are fixed at 0. Transfer from the SQs to external memory is performed to this address.

• When MMU is disabled (AT = 0 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is specified as the address at which a PREF instruction is issued. The meanings of address bits [31:0] are as follows:

[31:26] : 111000 Store queue specification

[25:6] : Address Transfer destination physical address bits [25:6]

[5] : 0/1 0: SQ0 specification

1: SQ1 specification and transfer destination physical

address bit [5]

[4:2] : Don't care No meaning in a prefetch

[1:0] : 00 Fixed at 0

Physical address bits [28:26], which cannot be generated from the above address, are generated from QACR0 and QACR1.

QACR0[4:2] : Physical address bits [28:26] corresponding to SQ0 QACR1[4:2] : Physical address bits [28:26] corresponding to SQ1



Physical address bits [4:0] are always fixed at 0 since burst transfer starts at a 32-byte boundary.

8.7.4 Determination of SQ Access Exception

Determination of an exception in a write to an SQ or transfer to external memory (PREF instruction) is performed as follows according to whether the MMU is enabled or disabled. If an exception occurs during a write to an SQ, the SQ contents before the write are retained. If an exception occurs in a data transfer from an SQ to external memory, the transfer to external memory will be aborted.

• When MMU is enabled (AT = 1 in MMUCR)

Operation is in accordance with the address translation information recorded in the UTLB, and the SQMD bit in MMUCR. Write type exception judgment is performed for writes to the SQs, and read type exception judgment for transfer from the SQs to external memory (using a PREF instruction). As a result, a TLB miss exception or protection violation exception is generated as required. However, if SQ access is enabled in privileged mode only by the SQMD bit in MMUCR, an address error will occur even if address translation is successful in user mode.

• When MMU is disabled (AT = 0 in MMUCR)

Operation is in accordance with the SQMD bit in MMUCR.

0: Privileged/user mode access possible

1: Privileged mode access possible

If the SQ area is accessed in user mode when the SQMD bit in MMUCR is set to 1, an address error will occur.

8.7.5 Reading from SQ

In privileged mode in the SH-4A, reading the contents of the SQs may be performed by means of a load instruction for addresses H'FF00 1000 to H'FF00 103C in the P4 area. Only longword access is possible.

[31:6]	: H'FF00 1000	Store queue specification
[5]	: 0/1	0: SQ0 specification
		1: SQ1 specification
[4:2]	: LW specification	Specifies longword position in SQ0/SQ1

[1:0] : 00 Fixed at 0



8.8 Notes on Using 32-Bit Address Extended Mode

In 32-bit address extended mode, the items described in this section are extended as follows.

- 1. The tag bits [28:10] (19 bits) in the IC and OC are extended to bits [31:10] (22 bits).
- 2. An instruction which operates the IC (a memory-mapped IC access and writing to the ICI bit in CCR) should be located in the P1 or P2 area. The cacheable bit (C bit) in the corresponding entry in the PMB should be 0.
- 3. Bits [4:2] (3 bits) for the AREA0 bit in QACR0 and the AREA1 bit in QACR1 are extended to bits [7:2] (6 bits).



Section 9 On-Chip Memory

The SH-4A can include three types of memory modules for storage of instructions and data: OL memory, IL memory, and U memory. The OL memory is suitable for data storage while the IL memory is suitable for instruction storage. The U memory can store instructions and/or data.

Note: To find out whether your product contains above memory modules and their sizes if it contains any, see the hardware manual of the product.

9.1 Features

(1) OL Memory

- Capacity
 - Total OL memory can be selected from 16 Kbytes, 32 Kbytes, 64 Kbytes, or 128 Kbytes.
- Page
 - The OL memory is divided into four pages (pages 0A, 0B, 1A and 1B).
- Memory map
 - The OL memory is allocated in the addresses shown in table 9.1 in both the virtual address space and the physical address space.

Table 9.1 OL memory Addresses

Memory Size

Page	16 Kbytes	32 Kbytes	64 Kbytes	128 Kbytes		
Page 0A	H'E500 E000 to	H'E500 C000 to	H'E500 8000 to	H'E500 0000 to		
	H'E500 EFFF	H'E500 DFFF	H'E500 BFFF	H'E500 7FFF		
Page 0B	H'E500 F000 to	H'E500 E000 to	H'E500 C000 to	H'E500 8000 to		
	H'E500 FFFF	H'E500 FFFF	H'E500 FFFF	H'E500 FFFF		
Page 1A	H'E501 0000 to	H'E501 0000 to	H'E501 0000 to	H'E501 0000 to		
	H'E501 0FFF	H'E501 1FFF	H'E501 3FFF	H'E501 7FFF		
Page 1B	H'E501 1000 to	H'E501 2000 to	H'E501 4000 to	H'E501 8000 to		
	H'E501 1FFF	H'E501 3FFF	H'E501 7FFF	H'E501 FFFF		

Ports

Each page has three independent read/write ports and is connected to the SuperHyway bus, the cache/RAM internal bus, and operand bus. The operand bus is used when the OL memory is accessed through operand access. The cache/RAM internal bus is used when the OL memory is accessed through instruction fetch. The SuperHyway bus is used for OL memory access from the SuperHyway bus master module.

Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > Cache/RAM internal bus > operand bus.

(2) IL Memory

Capacity

The IL memory can be selected from 4 Kbytes, 8 Kbytes, 16 Kbytes, or 32 Kbytes.

Page

The IL memory is divided into four pages (pages 0, 1, 2, and 3).

Memory map

The IL memory is allocated to the addresses shown in table 9.2 in both the virtual address space and the physical address space.

Table 9.2 IL Memory Addresses

Memory	Size
--------	------

Page	4 Kbytes	8 Kbytes	16 Kbytes 32 Kbytes					
Page 0	H'E520 0000 to H'E520 0FFF	H'E520 0000 to H'E520 0FFF	H'E520 0000 to H'E520 0FFF	H'E520 0000 to H'E520 1FFF				
Page 1	_	H'E520 1000 to H'E520 1FFF	H'E520 1000 to H'E520 1FFF	H'E520 2000 to H'E520 3FFF				
Page 2	_	_	H'E520 2000 to H'E520 2FFF	H'E520 4000 to H'E520 5FFF				
Page 3	_	_	H'E520 3000 to H'E520 3FFF	H'E520 6000 to H'E520 7FFF				



Ports

The page has three independent read/write ports and is connected to the SuperHyway bus, the cache/RAM internal bus, and the instruction bus. The instruction bus is used when the IL memory is accessed through instruction fetch. The cache/RAM internal bus is used when the IL memory is accessed through operand access. The SuperHyway bus is used for IL memory access from the SuperHyway bus master module.

Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > cache/RAM internal bus > instruction bus.

(3) U Memory

Capacity

The U memory can be selected from 128 Kbytes, 256 Kbytes, 512 Kbytes, or 1 Mbyte.

Access method

Instruction fetch and operand write access are performed via the cache/RAM internal bus. Operand read access is optimized for sequential operand access by using the read buffer.

Memory map

The U memory is allocated to the addresses shown in table 9.3 in both the virtual address space and the physical address space.

The CPU can access the P4 area in the virtual address space (when SR.MD = 1) or on-chip memory area (when SR.MD = 0 and RAMCR.RMD = 1). Access operations involving these addresses are always non-cacheable.

Table 9.3 U Memory Addresses

Memory Size

Address Space	128 Kbytes	256 Kbytes	512 Kbytes	1 Mbyte
Virtual address	H'E55F 0000 to	H'E55E 0000 to	H'E55C 0000 to	H'E558 0000 to
	H'E560 FFFF	H'E561 FFFF	H'E563 FFFF	H'E567 FFFF
Physical address	H'E55F 0000 to	H'E55E 0000 to	H'E55C 0000 to	H'E558 0000 to
	H'E560 FFFF	H'E561 FFFF	H'E563 FFFF	H'E567 FFFF

Ports

The U memory has three independent read/write ports and is connected to the operand bus, the cache/RAM internal bus, and the SuperHyway bus. The operand bus is used when the U memory is accessed through operand read access. The cache/RAM internal bus is used when the U memory is accessed through instruction fetch and operand write access. The SuperHyway bus is used for U memory access from the SuperHyway bus master module.

• Priority

In the event of simultaneous accesses to the U memory from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > cache/RAM internal bus > operand bus.



9.2 Register Descriptions

The following registers are related to the on-chip memory.

Table 9.4 Register Configuration

Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Access Size
On-chip memory control register	RAMCR	R/W	H'FF00 0074	H'1F00 0074	32
OL memory transfer source address register 0	LSA0	R/W	H'FF00 0050	H'1F00 0050	32
OL memory transfer source address register 1	LSA1	R/W	H'FF00 0054	H'1F00 0054	32
OL memory transfer destination address register 0	LDA0	R/W	H'FF00 0058	H'1F00 0058	32
OL memory transfer destination address register 1	LDA1	R/W	H'FF00 005C	H'1F00 005C	32

Note: * The P4 address is the address used when using P4 area in the virtual address space. The area 7 address is the address used when accessing from area 7 in the physical address space using the TLB.

Table 9.5 Register States in Each Processing Mode

Name	Abbreviation	Power-On Reset	Manual Reset	Sleep	Standby
On-chip memory control register	RAMCR	H'0000 0000	H'0000 0000	Retained	Retained
OL memory transfer source address register 0	LSA0	Undefined	Undefined	Retained	Retained
OL memory transfer source address register 1	LSA1	Undefined	Undefined	Retained	Retained
OL memory transfer destination address register 0	LDA0	Undefined	Undefined	Retained	Retained
OL memory transfer destination address register 1	LDA1	Undefined	Undefined	Retained	Retained

9.2.1 On-Chip Memory Control Register (RAMCR)

RAMCR controls the protective functions in the on-chip memory.

When updating RAMCR, please follow limitation described at section 8.2.4, On-Chip Memory Control Register (RAMCR).

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		_				RMD	RP	IC2W	OC2W	ICWPD	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31to10	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.
9	RMD	0	R/W	On-Chip Memory Access Mode
				Specifies the right of access to the on-chip memory from the virtual address space.
				O: An access in privileged mode is allowed. (An address error exception occurs in user mode.)
				1: An access in user/ privileged mode is allowed.
8	RP	0	R/W	On-Chip Memory Protection Enable
				Selects whether or not to use the protective functions using ITLB and UTLB for accessing the on-chip memory from the virtual address space.
				0: Protective functions are not used.
				1: Protective functions are used.
				For further details, refer to section 9.4, On-Chip Memory Protective Functions.
7	IC2W	0	R/W	IC Two-Way Mode
				For further details, refer to section 8.4.3, IC Two-Way Mode.

Bit	Bit Name	Initial Value	R/W	Description
6	OC2W	0	R/W	OC Two-Way Mode
				For further details, refer to section 8.3.6, OC Two-Way Mode.
5	ICWPD	0	R/W	IC Way Prediction Disable
				For further details, refer to section 8.4.4, Instruction Cache Way Prediction Operation.
4 to 0	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.

9.2.2 OL memory Transfer Source Address Register 0 (LSA0)

When MMUCR.AT = 0 or RAMCR.RP = 0, the LSA0 specifies the transfer source physical address for block transfer to page 0A or 0B of the OL memory.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		_						L	.0SADI	7					
Initial value :	0	0	0	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
D.:								_	_	_	_		_			
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			L0S	ADR			_	_	_	_			LOS	SSZ		
Initial value :	_	_	_	_	_	_	0	0	0	0	_	_	_	_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				For read/write in these bits, refer General Precautions on Handling of Product.
28 to 10	LOSADR	Undefined	I R/W	OL memory Page 0 Block Transfer Source Address
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify the transfer source physical address for block transfer to page 0A or 0B in the OL memory.
9 to 6	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description																																				
5 to 0	LOSSZ	Undefined	R/W	OL memory Page 0 Block Transfer Source Address Select																																				
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L0SADR values are used as bits 15 to 10 of the transfer source physical address for block transfer to page 0A or 0B in the OL memory. L0SSZ[5:0] correspond to the transfer source physical addresses [15:10].																																				
				0: The operand address is used as the transfer source physical address.																																				
				1: The L0SADR value is used as the transfer source physical address.																																				
				Settable values:																																				
				111111: Transfer source physical address is specified in 1-Kbyte units.																																				
				111110: Transfer source physical address is specified in 2-Kbyte units.																																				
				111100: Transfer source physical address is specified in 4-Kbyte units.																																				
				111000: Transfer source physical address is specified in 8-Kbyte units.																																				
				110000: Transfer source physical address is specified in 16-Kbyte units.																																				
																																								100000: Transfer source physical address is specified in 32-Kbyte units.
				000000: Transfer source physical address is specified in 64-Kbyte units.																																				
				Settings other than the ones given above are prohibited.																																				



9.2.3 OL memory Transfer Source Address Register 1 (LSA1)

When MMUCR.AT = 0 or RAMCR.RP = 0, the LSA1 specifies the transfer source physical address for block transfer to page 1A or 1B in the OL memory.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_						L	.1SADI	7					
Initial value :	0	0	0	_	_	_	_	_		_		_	_			
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[L1S	ADR			_	_	_				L15	SSZ		
Initial value :	_	_	_	_	_	_	0	0	0	0	_	_	_	_		
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.
28 to 10	L1SADR	Undefined	I R/W	OL memory Page 1 Block Transfer Source Address
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer source physical address for block transfer to page 1A or 1B in the OL memory.
9 to 6	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description
5 to 0	L1SSZ	Undefined	R/W	OL memory Page 1 Block Transfer Source Address Select
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L1SADR values are used as bits 15 to 10 of the transfer source physical address for block transfer to page 1A or 1B in the OL memory. L1SSZ bits [5:0] correspond to the transfer source physical addresses [15:10].
				0: The operand address is used as the transfer source physical address.
				1: The L1SADR value is used as the transfer source physical address.
				Settable values:
				111111: Transfer source physical address is specified in 1-Kbyte units.
				111110: Transfer source physical address is specified in 2-Kbyte units.
				111100: Transfer source physical address is specified in 4-Kbyte units.
				111000: Transfer source physical address is specified in 8-Kbyte units.
				110000: Transfer source physical address is specified in 16-Kbyte units.
				100000: Transfer source physical address is specified in 32-Kbyte units.
				000000: Transfer source physical address is specified in 64-Kbyte units.
				Settings other than the ones given above are prohibited.


9.2.4 OL memory Transfer Destination Address Register 0 (LDA0)

When MMUCR.AT = 0 or RAMCR.RP = 0, LDA0 specifies the transfer destination physical address for block transfer to page 0A or 0B of the OL memory.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_						L	.0DADI	R					
Initial value :	0	0	0	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			L0D	ADR			_	_	-	ı			LOE	SZ		
Initial value :	_	_	_	_	_	_	0	0	0	0	_	_	_	_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.
28 to 10	L0DADR	Undefined	R/W	OL memory Page 0 Block Transfer Destination Address
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 0A or 0B in the OL memory.
9 to 6	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description				
5 to 0	L0DSZ	Undefined	R/W	OL memory Page 0 Block Transfer Destination Address Select				
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L0DADR values are used as bits 15 to 10 of the transfer destination physical address for block transfer to page 0A or 0B in the OL memory. L0DSZ bits [5:0] correspond to the transfer destination physical address bits [15:10].				
				 The operand address is used as the transfer destination physical address. 				
				 The L0DADR value is used as the transfer destination physical address. 				
				Settable values:				
				111111: Transfer destination physical address is specified in 1-Kbyte units.				
				111110: Transfer destination physical address is specified in 2-Kbyte units.				
				111100: Transfer destination physical address is specified in 4-Kbyte units.				
							11	111000: Transfer destination physical address is specified in 8-Kbyte units.
				110000: Transfer destination physical address is specified in 16-Kbyte units.				
				100000: Transfer destination physical address is specified in 32-Kbyte units.				
				000000: Transfer destination physical address is specified in 64-Kbyte units.				
				Settings other than the ones given above are prohibited.				




9.2.5 OL memory Transfer Destination Address Register 1 (LDA1)

When MMUCR.AT = 0 or RAMCR.RP = 0, LDA1 specifies the transfer destination physical address for block transfer to page 1A or 1B in the OL memory.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_						L	.1DADI	R					
Initial value :	0	0	0	_	_	_	_	_		_		_	_		_	
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
							_	_	_	_	_		_	_		_
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[L1D	ADR			_	_	-	ı			L10	OSZ		
Initial value :	_	_	_	_	_	_	0	0	0	0	_	_	_	_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.
28 to 10	L1DADR	Undefined	R/W	OL memory Page 1 Block Transfer Destination Address
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 1A or 1B in the OL memory.
9 to 6	_	All 0	R	Reserved
				For read/write in these bits, refer to General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description							
5 to 0	L1DSZ	Undefined	R/W	OL memory Page 1 Block Transfer Destination Address Select							
				When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L1DADR values are used as bits 15 to 10 of the transfer destination physical address for block transfer to page 1A or 1B in the OL memory. L1DSZ bits [5:0] correspond to the transfer destination physical addresses [15:10].							
				 The operand address is used as the transfer destination physical address. 							
				 The L1DADR value is used as the transfer destination physical address. 							
				Settable values:							
				111111: Transfer destination physical address is specified in 1-Kbyte units.							
				111110: Transfer destination physical address is specified in 2-Kbyte units.							
				111100: Transfer destination physical address is specified in 4-Kbyte units.							
				111000: Transfer destination physical address is specified in 8-Kbyte units.							
				110000: Transfer destination physical address is specified in 16-Kbyte units.							
											100000: Transfer destination physical address is specified in 32-Kbyte units.
				000000: Transfer destination physical address is specified in 64-Kbyte units.							
				Settings other than the ones given above are prohibited.							





9.3 Operation

9.3.1 Instruction Fetch Access from the CPU

(1) OL Memory

Instruction fetch access from the CPU is performed via the cache/RAM internal bus. This access takes more than one cycle.

(2) IL Memory

Instruction fetch access from the CPU is performed directly via the instruction bus for a given virtual address. In the case of successive accesses to the same page of IL memory and as long as no page conflict occurs, the access takes one cycle.

(3) U Memory

Instruction fetch access from the CPU is performed via the cache/RAM internal bus, and one instruction fetch takes more than one cycle.

9.3.2 Operand Access from the CPU and Access from the FPU

Note: Operand access is applied for PC relative access (@(disp,pc)).

(1) OL Memory

Access from the CPU or FPU is performed via the operand bus for a given virtual address. Read access from the operand bus by virtual address takes one cycle if the access is made successively to the same page of OL memory and as long as no page conflict occurs. Write access from the operand bus by virtual address takes one cycle as long as no page conflict occurs.

(2) IL Memory

Operand access from the CPU and access from the FPU are performed via the cache/RAM internal bus. Access via the cache/RAM internal bus takes more than one cycle.

(3) U Memory

Operand access from the CPU and read access from the FPU are performed via the read buffer. The read buffer is configured with two sets of one-line 32-byte buffers, and holds up to two lines which have been accessed through operand access by the CPU and accessed through read access by the FPU. The U memory can be accessed in one cycle when the read buffer is hit. If the read buffer is missed, 32-byte data including data required from the U memory is read out, and returned to the CPU, and the read buffer is updated. Access in this case takes more than one cycle. The LRU algorithm is used to determine which of the two read buffers to update. In write access, the U memory is directly updated, and if the corresponding line is held in the read buffer, the read buffer is invalidated. It is unnecessary to guarantee the coherency by software since the hardware invalidates the read buffer even when the SuperHyway bus master module, such as DMAC, rewrites the U memory.

9.3.3 Access from the SuperHyway Bus Master Module

On-chip memory is always accessed by the SuperHyway bus master module, such as DMAC, via the SuperHyway bus which is a physical address bus. The same addresses as for the virtual addresses must be used.

9.3.4 OL Memory Block Transfer

High-speed data transfer can be performed through block transfer between the OL memory and external memory without cache utilization.

Data can be transferred from the external memory to the OL memory through a prefetch instruction (PREF). Block transfer from the external memory to the OL memory begins when the PREF instruction is issued to the address in the OL memory area in the virtual address space.

Data can be transferred from the OL memory to the external memory through a write-back instruction (OCBWB). Block transfer from the OL memory to the external memory begins when the OCBWB instruction is issued to the address in the OL memory area in the virtual address space.

In either case, transfer rate is fixed to 32 bytes. Since the start address is always limited to a 32-byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always dealt with as all 0s. In either case, other pages and cache can be accessed during block transfer, but the CPU will stall if the page which is being transferred is accessed before data transfer ends.

The physical addresses [28:0] of the external memory performing data transfers with the OL memory are specified as follows according to whether the MMU is enabled or disabled.



(1) When MMU is Enabled (MMUCR.AT = 1) and RAMCR.RP = 1

An address of the OL memory area is specified to the UTLB VPN field, and to the physical address of the transfer source (in the case of the PREF instruction) or the transfer destination (in the case of the OCBWB instruction) to the PPN field. The ASID, V, SZ, SH, PR, and D bits have the same meaning as normal address conversion; however, the C and WT bits have no meaning in this page.

When the PREF instruction is issued to the OL memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to 0. Block transfer is performed to the OL memory from the external memory which is specified by these physical addresses.

When the OCBWB instruction is issued to the OL memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the OL memory to the external memory specified by these physical addresses.

In PREF or OCBWB instruction execution, an MMU exception is checked as read type. After the MMU execution check, a TLB miss exception or protection error exception occurs if necessary. If an exception occurs, the block transfer is inhibited.

(2) When MMU is Disabled (MMUCR.AT = 0) or RAMCR.RP = 0

The transfer source physical address in block transfer to page 0A or 0B in the OL memory is set in the LOSADR bits of the LSA0 register. And the LOSSZ bits in the LSA0 register choose either the virtual addresses specified through the PRFF instruction or the LOSADR values as bits 15 to 10 of the transfer source physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

The transfer destination physical address in block transfer from page 0A or 0B in the OL memory is set in the L0DADR bits of the LDA0 register. And the L0DSZ bits in the LDA0 register choose either the virtual addresses specified through the OCBWB instruction or the L0DADR values as bits 15 to 10 of the transfer destination physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

Block transfer to page 1A or 1B in the OL memory is set to LSA1 and LDA1 as with page 0A or 0B in the OL memory.

When the PREF instruction is issued to the OL memory area, the physical address bits [28:10] are generated in accordance with the LSA0 or LSA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the external memory specified by these physical addresses to the OL memory.

When the OCBWB instruction is issued to the OL memory area, the physical address bits [28:10] are generated in accordance with the LDA0 or LDA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the OL memory to the external memory specified by these physical addresses.



9.4 On-Chip Memory Protective Functions

The SH-4A implements the following protective functions to the on-chip memory by using the on-chip memory access mode bit (RMD) and the on-chip memory protection enable bit (RP) in the on-chip memory control register (RAMCR).

• Protective functions for access from the CPU and FPU

When RAMCR.RMD = 0, and the on-chip memory is accessed in user mode, it is determined to be an address error exception.

When MMUCR.AT = 1 and RAMCR.RP = 1, MMU exception and address error exception are checked in the on-chip memory area which is a part of area P4 as with the area P0/P3/U0.

The above descriptions are summarized in table 9.6.

Table 9.6 Protective Function Exceptions to Access On-Chip Memory

MMUCR.AT	RAMCR.RP	SR.MD	RAMCR. RMD	Always Occurring Exceptions	Possibly Occurring Exceptions
0	Х	0	0	Address error exception	_
			1	_	_
		1	х	_	_
1	0	0	0	Address error exception	_
			1	_	_
		1	х	_	_
	1	0	0	Address error exception	_
			1	_	MMU exception
		1	х	_	MMU exception

[Legend] x: Don't care

9.5 Usage Notes

9.5.1 Page Conflict

In the event of simultaneous access to the same page from different buses, page conflict occurs. Although each access is completed correctly, this kind of conflict tends to lower OL memory accessibility. Therefore it is advisable to provide all possible preventative software measures. For example, conflicts will not occur if each bus accesses different pages.

9.5.2 Access Across Different Pages

(1) OL Memory

Read access from the operand bus is performed in one cycle when the access is made successively to the same page but takes multiple cycles (a maximum of two wait cycles may be required) when the access is made across pages or the previous access was made to memory other than OL memory. For this reason, from the viewpoint of performance optimization, it is recommended to design the software such that the page corresponding to the address for read access from the operand bus does not change so often.

(2) IL Memory

Access from the instruction bus is performed in one cycle when the access is made successively to the same page but takes multiple cycles (a maximum of two wait cycles may be required) when the access is made across pages or the previous access was made to memory other than IL memory. For this reason, from the viewpoint of performance optimization, it is recommended to design the software such that the target page does not change so often in access from the instruction bus. For example, allocating a separate program for each page will deliver better efficiency.

9.5.3 On-Chip Memory Coherency

(1) OL Memory

In order to allocate instructions in the OL memory, write an instruction to the OL memory, execute the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (OL memory address may be possible) within the range where no address error exception occurs, and cache hit/miss is possible.



(2) IL Memory

In order to allocate instructions in the IL memory, write an instruction to the IL memory, execute the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (IL memory address may be possible) within the range where no address error exception occurs, and cache hit/miss is possible.

(3) U Memory

In order to allocate instructions in the U memory, write an instruction to the U memory, execute the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (U memory address may be possible) within the range where no address error exception occurs, and cache hit/miss is possible.

9.5.4 Sleep Mode

(1) OL Memory, IL Memory

The SuperHyway bus master module, such as DMAC, cannot access OL memory and IL memory in sleep mode.

(2) U Memory

The SuperHyway bus master module, such as DMAC, can access U memory in sleep mode.

9.6 Note on Using 32-Bit Address Extended Mode

In 32-bit address extended mode, L0SADR fields in LSA0, L1SADR fields in LSA1, L0DADR fields in LDA0, and L1DADR fields in LDA1 are extended from 19-bit [28:10] to 22-bit [31:10].



Section 10 User Break Controller (UBC)

The user break controller (UBC) provides versatile functions to facilitate program debugging. These functions help to ease creation of a self-monitor/debugger, which allows easy program debugging using this LSI alone, without using the in-circuit emulator. Various break conditions can be set in the UBC: instruction fetch or read/write access of an operand, operand size, data contents, address value, and program stop timing for instruction fetch.

10.1 Features

1. The following break conditions can be set.

Break channels: Two (channels 0 and 1)

User break conditions can be set independently for channels 0 and 1, and can also be set as a single sequential condition for the two channels, that is, a sequential break. (Sequential break involves two cases such that the channel 0 break condition is satisfied in a certain bus cycle and then the channel 1 break condition is satisfied in a different bus cycle, and vice versa.)

Address

When 40 bits containing ASID and 32-bit address are compared with the specified value, all the ASID bits can be compared or masked.

32-bit address can be masked bit by bit, allowing the user to mask the address in desired page sizes such as lower 12 bits (4-Kbyte page) and lower 10 bits (1-Kbyte page).

Data

32 bits can be masked only for channel 1.

Bus cycle

The program can break either for instruction fetch (PC break) or operand access.

- Read or write access
- Operand sizes

Byte, word, longword, and quadword are supported.

- 2. The user-designated exception handling routine for the user break condition can be executed.
- 3. Pre-instruction-execution or post-instruction-execution can be selected as the PC break timing.
- 4. A maximum of $2^{12} 1$ repetition counts can be specified as the break condition (available only for channel 1).

Figure 10.1 shows the UBC block diagram.




Figure 10.1 Block Diagram of UBC

10.2 Register Descriptions

The UBC has the following registers.

Table 10.1 Register Configuration

Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Access Size
Match condition setting register 0	CBR0	R/W	H'FF200000	H'1F200000	32
Match operation setting register 0	CRR0	R/W	H'FF200004	H'1F200004	32
Match address setting register 0	CAR0	R/W	H'FF200008	H'1F200008	32
Match address mask setting register 0	CAMR0	R/W	H'FF20000C	H'1F20000C	32
Match condition setting register 1	CBR1	R/W	H'FF200020	H'1F200020	32
Match operation setting register 1	CRR1	R/W	H'FF200024	H'1F200024	32
Match address setting register 1	CAR1	R/W	H'FF200028	H'1F200028	32
Match address mask setting register 1	CAMR1	R/W	H'FF20002C	H'1F20002C	32
Match data setting register 1	CDR1	R/W	H'FF200030	H'1F200030	32
Match data mask setting register 1	CDMR1	R/W	H'FF200034	H'1F200034	32
Execution count break register 1	CETR1	R/W	H'FF200038	H'1F200038	32
Channel match flag register	CCMFR	R/W	H'FF200600	H'1F200600	32
Break control register	CBCR	R/W	H'FF200620	H'1F200620	32

Note: * P4 addresses are used when area P4 in the virtual address space is used, and area 7 addresses are used when accessing the register through area 7 in the physical address space using the TLB.

Table 10.2 Register Status in Each Processing State

			Manual		
Register Name	Abbreviation	Power-on Reset	Reset	Sleep	Standby
Match condition setting register 0	CBR0	H'20000000	Retained	Retained	Retained
Match operation setting register 0	CRR0	H'00002000	Retained	Retained	Retained
Match address setting register 0	CAR0	Undefined	Retained	Retained	Retained
Match address mask setting register 0	CAMR0	Undefined	Retained	Retained	Retained
Match condition setting register 1	CBR1	H'20000000	Retained	Retained	Retained
Match operation setting register 1	CRR1	H'00002000	Retained	Retained	Retained
Match address setting register 1	CAR1	Undefined	Retained	Retained	Retained
Match address mask setting register 1	CAMR1	Undefined	Retained	Retained	Retained
Match data setting register 1	CDR1	Undefined	Retained	Retained	Retained
Match data mask setting register 1	CDMR1	Undefined	Retained	Retained	Retained
Execution count break register 1	CETR1	Undefined	Retained	Retained	Retained
Channel match flag register	CCMFR	H'00000000	Retained	Retained	Retained
Break control register	CBCR	H'00000000	Retained	Retained	Retained

The access size must be the same as the control register size. If the size is different, the register is not written to if attempted, and reading the register returns the undefined value. A desired break may not occur between the time when the instruction for rewriting the control register is executed and the time when the written value is actually reflected on the register. In order to confirm the exact timing when the control register is updated, read the data which has been written most recently. The subsequent instructions are valid for the most recently written register value.

10.2.1 Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)

CBR0 and CBR1 are readable/writable 32-bit registers which specify the break conditions for channels 0 and 1, respectively. The following break conditions can be set in the CBR0 and CBR1: (1) whether or not to include the match flag in the conditions, (2) whether or not to include the ASID, and the ASID value when included, (3) whether or not to include the data value, (4) operand size, (5) whether or not to include the execution count, (6) bus type, (7) instruction fetch cycle or operand access cycle, and (8) read or write access cycle.

CBR0

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MFE	AIE			М	FI						Α	IV			
Initial value :	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		SZ		_	_	_	_	С	D	I	D	_	R۱	٧	CE
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	MFE	0	R/W	Match Flag Enable
				Specifies whether or not to include the match flag value specified by the MFI bit of this register in the match conditions. When the specified match flag value is 1, the condition is determined to be satisfied.
				0: The match flag is not included in the match conditions; thus, not checked.
				1: The match flag is included in the match conditions.
30	AIE	0	R/W	ASID Enable
				Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions.
				The ASID is not included in the match conditions; thus, not checked.
				1: The ASID is included in the match conditions.

Bit	Bit Name	Initial Value	R/W	Description
29 to 24	MFI	100000	R/W	Match Flag Specify
				Specifies the match flag to be included in the match conditions.
				000000: MF0 bit of the CCMFR register
				000001: MF1 bit of the CCMFR register
				Others: Reserved (setting prohibited)
				Note: The initial value is the reserved value, but when 1 is written into CBR0[0], MFI must be set to 000000 or 000001. And note that the channel 0 is not hit when MFE bit of this register is 1 and MFI bits are 000000 in the condition of CCMFR.MFn = 0 (n = 0, 1).
23 to 16	AIV	All 0	R/W	ASID Specify
				Specifies the ASID value to be included in the match conditions.
15	_	0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
14 to 12	SZ	All 0	R/W	Operand Size Select
				Specifies the operand size to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
				000: The operand size is not included in the match conditions; thus, not checked (any operand size specifies the match condition).*
				001: Byte access
				010: Word access
				011: Longword access
				100: Quadword access* ²
				Others: Reserved (setting prohibited)
11 to 8	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.



	cription
7, 6 CD All 0 R/W Bus	Select
This	cifies the bus to be included in the match conditions. bit is valid only when the operand access cycle is cified as a match condition.
00: 0	Operand bus for operand access
Othe	ers: Reserved (setting prohibited)
5, 4 ID All 0 R/W Instr	ruction Fetch/Operand Access Select
•	cifies the instruction fetch cycle or operand access e as the match condition.
00: 1	nstruction fetch cycle or operand access cycle
01: 1	nstruction fetch cycle
10: (Operand access cycle
11: !	nstruction fetch cycle or operand access cycle
3 — 0 R Res	erved
	read/write in this bit, refer to General Precautions on dling of Product.
2, 1 RW All 0 R/W Bus	Command Select
This	cifies the read/write cycle as the match condition. bit is valid only when the operand access cycle is cified as a match condition.
00:1	Read cycle or write cycle
01: 1	Read cycle
10: \	Write cycle
11: !	Read cycle or write cycle
0 CE 0 R/W Cha	nnel Enable
	dates/invalidates the channel. If this bit is 0, all the r bits of this register are invalid.
0: In	validates the channel.
1: V	alidates the channel.

Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.

• CBR1

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MFE	AIE			М	FI			AIV							
Initial value :	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
5							_	_	_	_	_		_	_		_
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DBE		SZ		ETBE	_		_	O	D	П	D		R	W	CE
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	MFE	0	R/W	Match Flag Enable
				Specifies whether or not to include the match flag value specified by the MFI bit of this register in the match conditions. When the specified match flag value is 1, the condition is determined to be satisfied.
				The match flag is not included in the match conditions; thus, not checked.
				1: The match flag is included in the match conditions.
30	AIE	0	R/W	ASID Enable
				Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions.
				The ASID is not included in the match conditions; thus, not checked.
				1: The ASID is included in the match conditions.
29 to 24	MFI	100000	R/W	Match Flag Specify
				Specifies the match flag to be included in the match conditions.
				000000: The MF0 bit of the CCMFR register
				000001: The MF1 bit of the CCMFR register
				Others: Reserved (setting prohibited)
				Note: The initial value is the reserved value, but when 1 is written into CBR1[0], MFI must be set to 000000 or 000001. And note that the channel 1 is not hit when MFE bit of this register is 1 and MFI bits are 000001 in the condition of CCMFR.MFn = 0 (n = 0, 1).

Bit	Bit Name	Initial Value	R/W	Description
23 to 16	AIV	All 0	R/W	ASID Specify
				Specifies the ASID value to be included in the match conditions.
15	DBE	0	R/W	Data Value Enable*3
				Specifies whether or not to include the data value in the match condition. This bit is valid only when the operand access cycle is specified as a match condition.
				The data value is not included in the match conditions; thus, not checked.
				1: The data value is included in the match conditions.
14 to 12	SZ	All 0	R/W	Operand Size Select
				Specifies the operand size to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
				000: The operand size is not included in the match condition; thus, not checked (any operand size specifies the match condition). *1
				001: Byte access
				010: Word access
				011: Longword access
				100: Quadword access* ²
				Others: Reserved (setting prohibited)
11	ETBE	0	R/W	Execution Count Value Enable
				Specifies whether or not to include the execution count value in the match conditions. If this bit is 1 and the match condition satisfaction count matches the value specified by the CETR1 register, the operation specified by the CRR1 register is performed.
				The execution count value is not included in the match conditions; thus, not checked.
				1: The execution count value is included in the match conditions.
10 to 8	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD	All 0	R/W	Bus Select
				Specifies the bus to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
				00: Operand bus for operand access
				Others: Reserved (setting prohibited)
5, 4	ID	All 0	R/W	Instruction Fetch/Operand Access Select
				Specifies the instruction fetch cycle or operand access cycle as the match condition.
				00: Instruction fetch cycle or operand access cycle
				01: Instruction fetch cycle
				10: Operand access cycle
				11: Instruction fetch cycle or operand access cycle
3	_	0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
2, 1	RW	All 0	R/W	Bus Command Select
				Specifies the read/write cycle as the match condition. This bit is valid only when the operand access cycle is specified as a match condition.
				00: Read cycle or write cycle
				01: Read cycle
				10: Write cycle
				11: Read cycle or write cycle
0	CE	0	R/W	Channel Enable
				Validates/invalidates the channel. If this bit is 0, all the other bits in this register are invalid.
				0: Invalidates the channel.
				1: Validates the channel.

Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

2. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.



 The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.

10.2.2 Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)

CRR0 and CRR1 are readable/writable 32-bit registers which specify the operation to be executed when channels 0 and 1 satisfy the match condition, respectively. The following operations can be set in the CRR0 and CRR1 registers: (1) breaking at a desired timing for the instruction fetch cycle and (2) requesting a break.

CRR0

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	1	_	-	1	_	_	-	_	_			_	PCB	BIE
Initial value :	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
13	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
12 to 2	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.

		Initial		
Bit	Bit Name	Value	R/W	Description
1	PCB	0	R/W	PC Break Select
				Specifies either before or after instruction execution as the break timing for the instruction fetch cycle. This bit is invalid for breaks other than the ones for the instruction fetch cycle.
				0: Sets the PC break before instruction execution.
				1: Sets the PC break after instruction execution.
0	BIE	0	R/W	Break Enable
				Specifies whether or not to request a break when the match condition is satisfied for the channel.
				0: Does not request a break.
				1: Requests a break.

• CRR1

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_			_	_	_	_	РСВ	BIE
Initial value :	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
	Dit Hame			
31 to 14	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
13	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
12 to 2	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.



Bit	Bit Name	Initial Value	R/W	Description
1	PCB	0	R/W	PC Break Select
				Specifies either before or after instruction execution as the break timing for the instruction fetch cycle. This bit is invalid for breaks other than ones for the instruction fetch cycle.
				0: Sets the PC break before instruction execution.
				1: Sets the PC break after instruction execution.
0	BIE	0	R/W	Break Enable
				Specifies whether or not to request a break when the match condition is satisfied for the channel.
				0: Does not request a break.
				1: Requests a break.

10.2.3 Match Address Setting Registers 0 and 1 (CAR0 and CAR1)

CAR0 and CAR1 are readable/writable 32-bit registers specifying the virtual address to be included in the break conditions for channels 0 and 1, respectively.

• CAR0

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								C	A							
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									DA .							<u> </u>
Initial value :	_								_							
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CA	Undefined	R/W	Compare Address
				Specifies the address to be included in the break conditions.
				When the operand bus has been specified using the CBR0 register, specify the SAB address in CA[31:0].

• CAR1

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								C	Α							
Initial value :	_	_	_	_	_	_	_	_	_	_		_	_	_		
R/W:	R/W															
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C	A							
Initial value :	_	_	_	_		_	_	_	_			_	_	_		
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CA	Undefined	R/W	Compare Address
				Specifies the address to be included in the break conditions.
				When the operand bus has been specified using the CBR1 register, specify the SAB address in CA[31:0].

10.2.4 Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)

CMAR0 and CMAR1 are readable/writable 32-bit registers which specify the bits to be masked among the address bits specified by using the match address setting register of the corresponding channel. (Set the bits to be masked to 1.)

CAMR0

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								C	٩M								
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		
R/W:	R/W																
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								C	AM								
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		
R/W:	R/W																



Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CAM	Undefined	R/W	Compare Address Mask
				Specifies the bits to be masked among the address bits which are specified using the CAR0 register. (Set the bits to be masked to 1.)
				Address bits CA[n] are included in the break condition.
				 Address bits CA[n] are masked and not included in the break condition.
				[n] = any values from 31 to 0

• CAMR1

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								C	AΜ							
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R/W															
Bit :	45		40	40		40		•	_	•	_					
DIL:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C	AM							- 1
Initial value :		_	_	_				_		_	_	_			_	
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CAM	Undefined	R/W	Compare Address Mask
				Specifies the bits to be masked among the address bits which are specified using the CAR1 register. (Set the bits to be masked to 1.)
				0: Address bits CA[n] are included in the break condition.
				 Address bits CA[n] are masked and not included in the break condition.
				[n] = any values from 31 to 0

10.2.5 Match Data Setting Register 1 (CDR1)

CDR1 is a readable/writable 32-bit register which specifies the data value to be included in the break conditions for channel 1.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								С	D							
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
R/W:	R/W															
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C	D							
Initial value :	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CD	Undefined	R/W	Compare Data Value
				Specifies the data value to be included in the break conditions.
				When the operand bus has been specified using the CBR1 register, specify the SDB data value in CD[31:0].

Table 10.3 Settings for Match Data Setting Register

Bus and Size Selected Using CBR1	CD[31:24]	CD[23:16]	CD[15:8]	CD[7:0]
Operand bus (byte)	Don't care	Don't care	Don't care	SDB7 to SDB0
Operand bus (word)	Don't care	Don't care	SDB15 to SDB8	SDB7 to SDB0
Operand bus (longword)	SDB31 to SDB24	SDB23 to SDB16	SDB15 to SDB8	SDB7 to SDB0

Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

- The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.
- 3. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and match data mask setting register.



10.2.6 Match Data Mask Setting Register 1 (CDMR1)

CDMR1 is a readable/writable 32-bit register which specifies the bits to be masked among the data value bits specified using the match data setting register. (Set the bits to be masked to 1.)

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								CI	OM							
Initial value :	_				_	_			_	_					_	
R/W:	R/W															
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CI	DM							
Initial value :	_			_	_	_			_	_					_	
R/W·	D/M	D/W	D/M	D/M	RΛΛ	RΛΛ	D/M	D/M								

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CDM	Undefined	R/W	Compare Data Value Mask
				Specifies the bits to be masked among the data value bits specified using the CDR1 register. (Set the bits to be masked to 1.)
				Data value bits CD[n] are included in the break condition.
				 Data value bits CD[n] are masked and not included in the break condition.
				[n] = any values from 31 to 0

10.2.7 Execution Count Break Register 1 (CETR1)

CETR1 is a readable/writable 32-bit register which specifies the number of the channel hits before a break occurs. A maximum value of $2^{12} - 1$ can be specified. When the execution count value is included in the match conditions by using the match condition setting register, the value of this register is decremented by one every time the channel is hit. When the channel is hit after the register value reaches H'001, a break occurs.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	ı		_						С	ET					
Initial value :	0	0	0	0	_	_	_	_	_	_	_	_	_	_	_	_
R/W:	R	R	R	R	R/W											

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
11 to 0	CET	Undefined	R/W	Execution Count
				Specifies the execution count to be included in the break conditions.



10.2.8 Channel Match Flag Register (CCMFR)

CCMFR is a readable/writable 32-bit register which indicates whether or not the match conditions have been satisfied for each channel. When a channel match condition has been satisfied, the corresponding flag bit is set to 1. To clear the flags, write the data containing value 0 for the bits to be cleared and value 1 for the other bits to this register. (The logical AND between the value which has been written and the current register value is actually written to the register.) Sequential operation using multiple channels is available by using these match flags.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
D:+ .	4.5	4.4	10	10	4.4	10	_		7	•	_		0	_		0
Bit:	15	14	13	12	11	10	9	8		6	5	4	3	2		0
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	MF1	MF0
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 2	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
1	MF1	0	R/W	Channel 1 Condition Match Flag
				This flag is set to 1 when the channel 1 match condition has been satisfied. To clear the flag, write 0 to this bit.
				0: Channel 1 match condition has not been satisfied.
				1: Channel 1 match condition has been satisfied.
0	MF0	0	R/W	Channel 0 Condition Match Flag
				This flag is set to 1 when the channel 0 match condition has been satisfied. To clear the flag, write 0 to this bit.
				0: Channel 0 match condition has not been satisfied.
				1: Channel 0 match condition has been satisfied.

10.2.9 Break Control Register (CBCR)

CBCR is a readable/writable 32-bit register which specifies whether or not to use the user break debugging support function. For details on the user break debugging support function, refer to section 10.4, User Break Debugging Support Function.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	UBDE
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
ы	DIL Name	value	IT/ VV	Description
31 to 1	_	All 0	R	Reserved
				For read/write in this bit, refer to General Precautions on Handling of Product.
0	UBDE	0	R/W	User Break Debugging Support Function Enable
				Specifies whether or not to use the user break debugging support function.
				0: Does not use the user break debugging support function.
				1: Uses the user break debugging support function.

10.3 Operation Description

10.3.1 Definition of Words Related to Accesses

"Instruction fetch" refers to an access in which an instruction is fetched. For example, fetching the instruction located at the branch destination after executing a branch instruction is an instruction access. "Operand access" refers to any memory access accompanying execution of an instruction. For example, accessing an address ($PC + disp \times 2 + 4$) in the instruction MOV.W@(disp,PC),Rn is an operand access. "Data" is used in contrast to "address".

All types of operand access are classified into read or write access. Special care must be taken in using the following instructions.

- PREF, OCBP, and OCBWB: Instructions for a read access
- MOVCA.L and OCBI: Instructions for a write access
- TAS.B: Instruction for a single read access or a single write access

The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions is access without the data value; therefore, do not include the data value in the match conditions for these instructions.

The operand size should be defined for all types of operand access. Available operand sizes are byte, word, longword, and quadword. For operand access accompanying the PREF, OCBP, OCBWB, MOVCA.L, and OCBI instructions, the operand size is defined as longword.

10.3.2 User Break Operation Sequence

The following describes the sequence from when the break condition is set until the user break exception handling is initiated.

1. Specify the operand size, bus, instruction fetch/operand access, and read/write as the match conditions using the match condition setting register (CBR0 or CBR1). Specify the break address using the match address setting register (CAR0 or CAR1), and specify the address mask condition using the match address mask setting register (CAMR0 or CAMR1). To include the ASID in the match conditions, set the AIE bit in the match condition setting register and specify the ASID value by the AIV bit in the same register. To include the data value in the match conditions, set the DBE bit in the match condition setting register; specify the break data using the match data setting register (CDR1); and specify the data mask condition using the match data mask setting register (CDMR1). To include the execution count in the match conditions, set the ETBE bit of the match condition setting register; and specify the execution count using the execution count break register (CETR1). To use the

- sequential break, set the MFE bit of the match condition setting register; and specify the number of the first channel using the MFI bit.
- 2. Specify whether or not to request a break when the match condition is satisfied and the break timing when the match condition is satisfied as a result of fetching the instruction using the match operation setting register (CRR0 or CRR1). After having set all the bits in the match condition setting register except the CE bit and the other necessary registers, set the CE bit and read the match condition setting register again. This ensures that the set values in the control registers are valid for the subsequent instructions immediately after reading the register. Setting the CE bit of the match condition setting register in the initial state after reset via the control registers may cause an undesired break.
- 3. When the match condition has been satisfied, the corresponding condition match flag (MF1 or MF0) in the channel match flag register (CCMFR) is set. A break is also requested to the CPU according to the set values in the match operation setting register (CRR0 or CRR1). The CPU operates differently according to the BL bit value of the SR register: when the BL bit is 0, the CPU accepts the break request and executes the specified exception handling; and when the BL bit is 1, the CPU does not execute the exception handling.
- 4. The match flags (MF1 and MF0) can be used to confirm whether or not the corresponding match condition has been satisfied. Although the flag is set when the condition is satisfied, it is not cleared automatically; therefore, write 0 to the flag bit by issuing a memory store instruction to the channel match flag register (CCMFR) in order to use the flag again.
- 5. Breaks may occur virtually at the same time for channels 0 and 1. In this case, only one break request is sent to the CPU; however, the two condition match flags corresponding to these breaks may be set.
- 6. While the BL bit in the SR register is 1, no break requests are accepted. However, whether or not the condition has been satisfied is determined. When the condition is determined to be satisfied, the corresponding condition match flag is set.
- 7. If the sequential break conditions are set, the condition match flag is set every time the match conditions are satisfied for each channel. When the conditions have been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.

10.3.3 Instruction Fetch Cycle Break

1. If the instruction fetch cycle is set in the match condition setting register (CBR0 or CBR1), the instruction fetch cycle is handled as a match condition. To request a break upon satisfying the match condition, set the BIE bit in the match operation setting register (CRR0 or CRR1) of the corresponding channel. Either before or after executing the instruction can be selected as the break timing according to the PCB bit value. If the instruction fetch cycle is specified as a



- match condition, be sure to clear the LSB to 0 in the match address setting register (CAR0 or CAR1); otherwise, no break occurs.
- 2. If pre-instruction-execution break is specified for the instruction fetch cycle, the break is requested when the instruction is fetched and determined to be executed. Therefore, this function cannot be used for the instructions which are fetched through overrun (i.e., the instructions fetched during branching or making transition to the interrupt routine but not executed). For priorities of pre-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If pre-instruction-execution break is specified for the delayed slot of the delayed branch instruction, the break is requested before the delayed branch instruction is executed. However, do not specify pre-instruction-execution break for the delayed slot of the RTE instruction.
- 3. If post-instruction-execution break is specified for the instruction fetch cycle, the break is requested after the instruction which satisfied the match condition has been executed and before the next instruction is executed. Similar to pre-instruction-execution break, this function cannot be used for the instructions which are fetched through overrun. For priorities of post-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If post-instruction-execution break is specified for the delayed branch instruction and its delayed slot, the break does not occur until the first instruction at the branch destination.
- 4. If the instruction fetch cycle is specified as the channel 1 match condition, the DBE bit of match condition setting register CBR1 becomes invalid, the settings of match data setting register CDR1 and match data mask setting register CDMR1 are ignored. Therefore, the data value cannot be specified for the instruction fetch cycle break.

10.3.4 Operand Access Cycle Break

 Table 10.4 shows the relation between the operand sizes specified using the match condition setting register (CBR0 or CBR1) and the address bits to be compared for the operand access cycle break.

Table 10.4 Relation between Operand Sizes and Address Bits to be Compared

Selected Operand Size	Address Bits to be Compared
Quadword	Address bits A31 to A3
Longword	Address bits A31 to A2
Word	Address bits A31 to A1
Byte	Address bits A31 to A0
Operand size is not included in the	Address bits A31 to A3 for quadword access
match conditions	Address bits A31 to A2 for longword access
	Address bits A31 to A1 for word access
	Address bits A31 to A0 for byte access

The above table means that if address H'00001003 is set in the match address setting register (CAR0 or CAR1), for example, the match condition is satisfied for the following access cycles (assuming that all the other conditions are satisfied):

- Longword access to address H'00001000
- Word access to address H'00001002
- Byte access to address H'00001003
- 2. When the data value is included in the channel 1 match conditions:

If the data value is included in the match conditions, be sure to select the quadword, longword, word, or byte as the operand size using the operand size select bit (SZ) of the match condition setting register (CBR1), and also set the match data setting register (CDR1) and the match data mask setting register (CDMR1). With these settings, the match condition is satisfied when both of the address and data conditions are satisfied. The data value and mask control for byte access, word access, and longword access should be set in bits 7 to 0, 15 to 0, and 31 to 0 in the bits CDR1 and CDMR1, respectively. For quadword access, 64-bit data is divided into the upper and lower 32-bit data units, and each unit is independently compared with the specified condition. When either the upper or lower 32-bit data unit satisfies the match condition, the match condition for the 64-bit data is determined to be satisfied.

The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions are access without the data value; therefore, if the data value is included in the match conditions for these instructions, the match conditions will never be satisfied.



4. If the operand bus is selected, a break occurs after executing the instruction which has satisfied the conditions and immediately before executing the next instruction. However, if the data value is included in the match conditions, a break may occur after executing several instructions after the instruction which has satisfied the conditions; therefore, it is impossible to identify the instruction causing the break. If such a break has occurred for the delayed branch instruction or its delayed slot, the break does not occur until the first instruction at the branch destination.

However, do not specify the operand break for the delayed slot of the RTE instruction. And if the data value is included in the match conditions, it is not allowed to set the break for the preceding the RTE instruction by one to six instructions.

10.3.5 Sequential Break

- 1. Sequential break conditions can be specified by setting the MFE and MFI bits in the match condition setting registers (CBR0 and CBR1). (Sequential break involves two cases such that channel 0 break condition is satisfied then channel 1 break condition is satisfied, and vice versa.) To use the sequential break function, clear the MFE bit of the match condition setting register and the BIE bit of the match operation setting register of the first channel in the sequence, and set the MFE bit and specify the number of the second channel in the sequence using the MFI bit in the match condition setting register of the second channel in the sequence. If the sequential break condition is set, the condition match flag is set every time the match condition is satisfied for each channel. When the condition has been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.
- 2. For channel 1, the execution count break condition can also be included in the sequential break conditions.
- 3. If the match conditions for the first and second channels in the sequence are satisfied within a significantly short time, sequential operation may not be guaranteed in some cases, as shown below.

• When the Match Condition is Satisfied at the Instruction Fetch Cycle for Both the First and Second Channels in the Sequence:

Instruction B is 0 instruction after instruction A	Equivalent to setting the same addresses; do not use this setting.
Instruction B is one instruction after instruction A	Sequential operation is not guaranteed.
Instruction B is two or more instructions after instruction A	Sequential operation is guaranteed.

 When the match condition is satisfied at the instruction fetch cycle for the first channel in the sequence whereas the match condition is satisfied at the operand access cycle for the second channel in the sequence:

Instruction B is 0 or one instruction after instruction A	Sequential operation is not guaranteed.
Instruction B is two or more instructions after instruction A	Sequential operation is guaranteed.

 When the match condition is satisfied at the operand access cycle for the first channel in the sequence whereas the match condition is satisfied at the instruction fetch cycle for the second channel in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.

• When the match condition is satisfied at the operand access cycle for both the first and second channels in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.



10.3.6 Program Counter Value to be Saved

When a break has occurred, the address of the instruction to be executed when the program restarts is saved in the SPC then the exception handling state is initiated. A unique instruction causing a break can be identified unless the data value is included in the match conditions.

- When the instruction fetch cycle (before instruction execution) is specified as the match condition:
 - The address of the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is not executed, but a break occurs instead. However, if the match conditions are satisfied for the delayed slot instruction, the address of the delayed branch instruction is saved in the SPC.
- When the instruction fetch cycle (after instruction execution) is specified as the match condition:
 - The address of the instruction immediately after the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is executed, then a break occurs before the next instruction. If the match conditions are satisfied for the delayed branch instruction or its delayed slot, these instructions are executed and the address of the branch destination is saved in the SPC.
- When the operand access (address only) is specified as the match condition: The address of the instruction immediately after the instruction which has satisfied the break conditions is saved in the SPC. The instruction which has satisfied the match conditions are executed, then a break occurs before the next instruction. However, if the conditions are satisfied for the delayed slot, the address of the branch destination is saved in the SPC.
- When the operand access (address and data) is specified as the match condition:

 If the data value is added to the match conditions, the instruction which has satisfied the match conditions is executed. A user break occurs before executing an instruction that is one through six instructions after the instruction which has satisfied the match conditions. The address of the instruction is saved in the SPC; thus, it is impossible to identify exactly where a break will occur. If the conditions are satisfied for the delayed slot instruction, the address of the branch destination is saved in the SPC. If a branch instruction follows the instruction which has satisfied the match conditions, a break may occur after the delayed instruction and delayed slot are executed. In this case, the address of the branch destination is also saved in the SPC.

10.4 User Break Debugging Support Function

By using the user break debugging support function, the branch destination address can be modified when the CPU accepts the user break request. Specifically, setting the UBDE bit of break control register CBCR to 1 allows branching to the address indicated by DBR instead of branching to the address indicated by the [VBR + offset]. Figure 10.2 shows the flowchart of the user break debugging support function.






Figure 10.2 Flowchart of User Break Debugging Support Function

10.5 User Break Examples

(1) Match Conditions are Specified for an Instruction Fetch Cycle

• Example 1-1

Register settings: CBR0 = H'00000013 / CRR0 = H'00002003 / CAR0 = H'00000404 / CAMR0 = H'00000000 / CBR1 = H'00000013 / CRR1 = H'00002001 / CAR1 = H'00008010 / CAMR1 = H'00000006 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

- Channel 0

Address: H'00000404 / Address mask: H'00000000

Bus cycle: Instruction fetch (after executing the instruction)

ASID is not included in the conditions.

- Channel 1:

Address: H'00008010 / Address mask: H'00000006

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00000404 or before executing the instruction at address H'00008010 to H'00008016.

• Example 1-2

Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226 / CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E / CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Channel $0 \rightarrow$ Channel 1 sequential mode

- Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

- Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.



With the above settings, the user break occurs after executing the instruction at address H'00037226 where ASID is H'80 before executing the instruction at address H'0003722E where ASID is H'70.

• Example 1-3

Register settings: CBR0 = H'00000013 / CRR0 = H'00002001 / CAR0 = H'00027128 / CAMR0 = H'00000000 / CBR1 = H'00000013 / CRR1 = H'00002001 / CAR1 = H'00031415 / CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00027128 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

- Channel 1

Address: H'00031415 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00027128. No user break occurs for channel 1 since the instruction fetch is executed only at even addresses.

• Example 1-4

Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226 / CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E / CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Channel $0 \rightarrow$ Channel 1 sequential mode

— Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

- Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.



With the above settings, the user break occurs after executing the instruction at address H'00037226 where ASID is H'80 and before executing the instruction at address H'0003722E where ASID is H'70.

Example 1-5

Register settings: CBR0 = H'00000013 / CRR0 = H'00002001 / CAR0 = H'00000500 / CAMR0 = H'00000000 / CBR1 = H'00000813 / CRR1 = H'00002001 / CAR1 = H'00001000 / CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000005 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

- Channel 0

Address: H'00000500 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

— Channel 1

Address: H'00001000 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000005

Bus cycle: Instruction fetch (before executing the instruction)

Execution count: 5

ASID and data values are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00000500. The user break occurs for channel 1 after executing the instruction at address H'00001000 four times; before executing the instruction five times.

• Example 1-6

Register settings: CBR0 = H'40800013 / CRR0 = H'00002003 / CAR0 = H'00008404 / CAMR0 = H'00000FFF / CBR1 = H'40700013 / CRR1 = H'00002001 / CAR1 = H'00008010 / CAMR1 = H'00000006 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00008404 / Address mask: H'00000FFF / ASID: H'80

Bus cycle: Instruction fetch (after executing the instruction)

- Channel 1

Address: H'00008010 / Address mask: H'00000006 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)



Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00008000 to H'00008FFE where ASID is H'80 or before executing the instruction at address H'00008010 to H'00008016 where ASID is H'70.

(2) Match Conditions are Specified for an Operand Access Cycle

• Example 2-1

Register settings: CBR0 = H'40800023 / CRR0 = H'00002001 / CAR0 = H'00123456 / CAMR0 = H'00000000 / CBR1 = H'4070A025 / CRR1 = H'00002001 / CAR1 = H'000ABCDE / CAMR1 = H'000000FF / CDR1 = H'0000A512 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00123456 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Operand bus, operand access, and read (operand size is not included in the conditions.)

— Channel 1

Address: H'000ABCDE / Address mask: H'000000FF / ASID: H'70

Data: H'0000A512 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Operand bus, operand access, write, and word size

Execution count is not included in the conditions.

With these settings, the user break occurs for channel 0 for the following accesses: longword read access to address H'000123454, word read access to address H'000123456, byte read access to address H'000123456 where ASID is H'80. The user break occurs for channel 1 when word H'A512 is written to address H'000ABC00 to H'000ABCFE where ASID is H'70.

10.6 Usage Notes

- A desired break may not occur between the time when the instruction for rewriting the UBC register is executed and the time when the written value is actually reflected on the register.
 After the UBC register is updated, execute one of the following three methods.
 - A. Read the updated UBC register, and execute a branch using the RTE instruction. (It is not necessary that a branch using the RTE instruction is next to a reading UBC register.)
 - B. Execute the ICBI instruction for any address (including non-cacheable area). (It is not necessary that the ICBI instruction is next to a reading UBC register.)
 - C. Set 0(initial value) to IRMCR.R1 before updating the UBC register and update with following sequence.
 - a. Write the UBC register.
 - b. Read the UBC register which is updated at 1.
 - c. Write the value which is read at 2 to the UBC register.

Note: When two or more UBC registers are updated, executing these methods at each updating the UBC registers is not necessary. At only last updating the UBC register, execute one of these methods.

- The PCB bit of the CRR0 and CRR1 registers is valid only when the instruction fetch is specified as the match condition.
- If the sequential break conditions are set, the sequential break conditions are satisfied when the conditions for the first and second channels in the sequence are satisfied in this order.

 Therefore, if the conditions are set so that the conditions for channels 0 and 1 should be satisfied simultaneously for the same bus cycle, the sequential break conditions will not be satisfied, causing no break.
- For the SLEEP instruction, do not allow the post-instruction-execution break where the
 instruction fetch cycle is the match condition. For the instructions preceding the SLEEP
 instruction by one to five instructions, do not allow the break where the operand access is the
 match condition.
- If the user break and other exceptions occur for the same instruction, they are determined according to the specified priority. For the priority, refer to section 5, Exception Handling. If the exception having the higher priority occurs, the user break does not occur.
 - The pre-instruction-execution break is accepted prior to any other exception.



- If the post-instruction-execution break and data access break have occurred simultaneously with the re-execution type exception (including the pre-instruction-execution break) having a higher priority, only the re-execution type exception is accepted, and no condition match flags are set. When the exception handling has finished thus clearing the exception source, and when the same instruction has been executed again, the break occurs setting the corresponding flag.
- If the post-instruction-execution break or operand access break has occurred simultaneously with the completion-type exception (TRAPA) having a higher priority, then no user break occurs; however, the condition match flag is set.
- When conditions have been satisfied simultaneously and independently for channels 0 and 1, resulting in identical SPC values for both of the breaks, the user break occurs only once.
 However, the condition match flags are set for both channels. For example,
 Instruction at address 110 (post-instruction-execution break for instruction fetch for channel 0)
 - \rightarrow SPC = 112, CCMFR.MF0 = 1 Instruction at address 112 (pre-instruction-execution break for instruction fetch for channel 1)
- → SPC = 112, CCMFR.MF1 = 1
 It is not allowed to set the pre-instruction-execution break or the operand break in the delayed slot instruction of the RTE instruction. And if the data value is included in the match

conditions of the operand break, do not set the break for the preceding the RTE instruction by

• If the re-execution type exception and the post-instruction-execution break are in conflict for the instruction requiring two or more execution states, then the re-execution type exception occurs. Here, the CCMFR.MF0 (or CCMFR.MF1) bit may or may not be set to 1 when the break conditions have been satisfied.

one to six instructions.

Section 11 Instruction Descriptions

This section describes instructions in alphabetical order using the format shown below.

Instruction Name (Full Name): Instruction Type (Indication of delayed branch instruction or interrupt-disabling instruction)

Format	Operation	Instruction Code	Cycle	T Bit
Assembler input format; imm and disp are numbers, expressions, or symbols	A brief description of operation	Displayed in order MSB < LSB	Number of cycles when there is no wait state	The value of T bit after the instruction is executed

Description:

Description of operation

Notes:

Notes on using the instruction

Operation:

Operation written in C language

Examples:

.ora

An example is shown using assembler mnemonics, indicating the states before and after execution of the instruction.

Italics (e.g., .align) indicate an assembler control instruction. The meaning of the assembler control instructions is given below. For details, refer to the C/C++ Compiler, Assembler, Optimizing linkage editor User's Manual.

.data.w	Word integer data allocation
.data.1	Longword integer data allocation
.sdata	String data allocation
.align 2	2-byte boundary alignment
.align 4	4-byte boundary alignment
.align 32	32-byte boundary alignment
.arepeat 16	16-times repeat expansion
.arepeat 32	32-times repeat expansion
.aendr	Count-specification repeat expansion end

Location counter setting

Note: SH Series cross-assembler version 1.0 does not support conditional assembler function

Possible Exceptions:

A list of exceptions that may occur when an instruction is executed is shown bellow.

But "Instruction TLB multiple-hit exception", "Instruction TLB miss exception", "Instruction TLB protection exception", and "Instruction address error" are omitted because these exceptions may occur in all instructions. As for the overflow/underflow exceptions, the detailed occurrence conditions are also described.



11.1 CPU Instructions

Note: Of the SH-4A's section, CPU instructions, those which support the FPU or differ functionally from those of the SH4AL-DSP are described in section 11.2, CPU Instructions (FPU Related). The other instructions are described in section 11.1, CPU Instructions.

The following resources and functions are used in C-language descriptions of the operation of CPU instructions.

```
char
          8-bit integer
short
         16-bit integer
int
         32-bit integer
long
         32-bit integer
float
          single-precision floating point number (32 bits)
         double-precision floating point number (64 bits)
double
These are data types.
unsigned char Read Byte (unsigned long Addr);
unsigned short Read Word (unsigned long Addr);
unsigned long Read Long (unsigned long Addr);
These reflect the respective sizes of address Addr. A word read from other than a 2n address, or a
longword read from other than a 4n address, will be detected as an address error.
unsigned char Write Byte (unsigned long Addr, unsigned long Data);
unsigned short Write Word (unsigned long Addr, unsigned long Data);
unsigned long Write Long(unsigned long Addr, unsigned long Data);
These write data Data to address Addr, using the respective sizes. A word write to other than a 2n address,
or a longword write to other than a 4n address, will be detected as an address error.
Delay Slot (unsigned long Addr);
Shifts to execution of the slot instruction at address (Addr).
unsigned long R[16];
unsigned long SR, GBR, VBR;
unsigned long MACH, MACL, PR;
unsigned long PC;
```

Registers

```
struct SR0 {
  unsigned long dummy0:22;
 unsigned long
                     M0:1;
  unsigned long
                     00:1;
 unsigned long
                     I0:4;
  unsigned long dummy1:2;
  unsigned long
                     S0:1;
 unsigned long
                     T0:1;
};
SR structure definitions
define M ((*(struct SR0 *)(&SR)).M0)
#define Q ((*(struct SR0 *)(&SR)).Q0)
#define S ((*(struct SR0 *)(&SR)).S0)
#define T ((*(struct SR0 *)(&SR)).T0)
Definitions of bits in SR
Error( char *er );
Error display function
```

11.1.1 ADD (Add binary): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
ADD Rm,Rn	$Rn + Rm \rightarrow Rn$	0011nnnnmmmm1100	1	_
ADD #imm,Rn	$Rn + imm \rightarrow Rn$	0111nnnniiiiiiii	1	_

Description: This instruction adds together the contents of general registers Rn and Rm and stores the result in Rn.

8-bit immediate data can also be added to the contents of general register Rn.

8-bit immediate data is sign-extended to 32 bits, allowing use in decrement operations.

Notes: None

Operation:

```
ADD(long m, long n) /* ADD Rm,Rn */
{
    R[n] += R[m];
    PC += 2;
}

ADDI(long i, long n) /* ADD #imm,Rn */
{
    if ((i&0x80)==0)
        R[n] += (0x000000FF & (long)i);
    else R[n] += (0xFFFFFF00 | (long)i);
    PC += 2;
}
```

Example:

ADD	R0,R1	; Before execution	R0=H'7FFFFFFF,R1=H'00000001
		; After execution	R1 = H'80000000
ADD	#H'01,R2	; Before execution	R2 = H'00000000
		; After execution	R2 = H'00000001
ADD	#H'FE,R3	; Before execution	R3 = H'00000001
		; After execution	R3 = H'FFFFFFFF

11.1.2 ADDC (Add with Carry): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
ADDC Rm,Rn	$\begin{array}{l} Rn + Rm + T \rightarrow Rn, \\ carry \rightarrow T \end{array}$	0011nnnnmmmm1110	1	Carry

Description: This instruction adds together the contents of general registers Rn and Rm and the T bit, and stores the result in Rn. A carry resulting from the operation is reflected in the T bit. This instruction is used for additions exceeding 32 bits.

Notes: None

Operation:

Example:



11.1.3 ADDV (Add with (V flag) Overflow Check): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
ADDV Rm,Rn	$\begin{array}{l} Rn + Rm \rightarrow Rn, \\ \text{overflow} \rightarrow T \end{array}$	0011nnnnmmmm1111	1	Overflow

Description: This instruction adds together the contents of general registers Rn and Rm and stores the result in Rn. If overflow occurs, the T bit is set.

Notes: None

Operation:

}

```
ADDV(long m, long n) /* ADDV Rm,Rn */
{
    long dest, src, ans;
    if ((long)R[n] >= 0) dest = 0;
    else dest = 1;
    if ((long)R[m] >= 0) src = 0;
    else src = 1;
    src += dest;
    R[n] += R[m];
    if ((long)R[n] >= 0) ans = 0;
    else ans = 1;
    ans += dest;
    if (src==0 || src==2) {
        if (ans==1) T = 1;
        else T = 0;
    }
    else T = 0;
    PC += 2;
```

Example:

ADDV	R0,R1	; Before execution	R0 = H'00000001, R1 = H'7FFFFFE, T=0
		; After execution	R1 = H'7FFFFFFF, T=0
ADDV	R0,R1	; Before execution	R0 = H'00000002, R1 = H'7FFFFFE, T=0
		; After execution	R1 = H'80000000, T=1

11.1.4 AND (AND Logical): Logical Instruction

Format		Operation	Instruction Code	Cycle	T Bit
AND	Rm,Rn	$Rn \ \& \ Rm \to Rn$	0010nnnnmmmm1001	1	_
AND	#imm,R0	$R0 \; \& \; imm \rightarrow R0$	11001001iiiiiii	1	_
AND.B	#imm,@(R0,GBR)	$\begin{array}{l} (\text{R0 + GBR}) \; \& \; \text{imm} \rightarrow \\ (\text{R0 + GBR}) \end{array}$	11001101iiiiiiii	3	_

Description: This instruction ANDs the contents of general registers Rn and Rm and stores the result in Rn.

This instruction can be used to AND general register R0 contents with zero-extended 8-bit immediate data, or, in indexed GBR indirect addressing mode, to AND 8-bit memory with 8-bit immediate data.

Notes: With AND #imm,R0, the upper 24 bits of R0 are always cleared as a result of the operation.

Operation:

```
temp &= (0x000000FF & (long)i);
Write_Byte(GBR+R[0],temp);
PC += 2;
}
```

Example:

Possible Exceptions: Exceptions may occur when AND.B instruction is executed.

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

Exceptions are checked taking a data access by this instruction as a byte load and a byte store.



11.1.5 BF (Branch if False): Branch Instruction

Format		Operation	Instruction Code	Cycle	T Bit
BF	label	$\begin{array}{l} \text{If T} = 0 \\ \text{PC} + 4 + \text{disp} \times 2 \rightarrow \text{PC} \\ \text{If T} = 1, \text{nop} \end{array}$	10001011dddddddd	1	_

Description: This is a conditional branch instruction that references the T bit. The branch is taken if T = 0, and not taken if T = 1. The branch destination is address (PC + 4 + displacement \times 2). The PC source value is the BF instruction address. As the 8-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from -256 to +254 bytes from the BF instruction.

Notes: If the branch destination cannot be reached, the branch must be handled by using BF in combination with a BRA or JMP instruction, for example.

```
CLRT ; Normally T=0
BT TRGET_T ; T=0, so branch is not taken.
BF TRGET_F ; T=0, so branch to TRGET_F.

NOP ;
NOP ;
TRGET_F: ; \leftarrow BF instruction branch destination
```

Possible Exceptions:

11.1.6 BF/S (Branch if False with Delay Slot): Branch Instruction

Format	Operation	Instruction Code	Cycle	T Bit
BF/S label	If T = 0, PC + 4 + disp \times 2 \rightarrow PC If T = 1, nop	100011111dddddddd	1	_

Description: This is a delayed conditional branch instruction that references the T bit. If T = 1, the next instruction is executed and the branch is not taken. If T = 0, the branch is taken after execution of the next instruction.

The branch destination is address (PC + 4 + displacement \times 2). The PC source value is the BF/S instruction address. As the 8-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from -256 to +254 bytes from the BF/S instruction.

Notes: As this is a delayed branch instruction, when the branch condition is satisfied, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction.

If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

If this instruction is located in the delay slot immediately following a delayed branch instruction, it is identified as a slot illegal instruction.

If the branch destination cannot be reached, the branch must be handled by using BF/S in combination with a BRA or JMP instruction, for example.

Operation:

Example:

```
CLRT ; Normally T=0
BT/S TRGET_T ; T=0, so branch is not taken.

NOP ;
BF/S TRGET_F ; T=0, so branch to TRGET.

ADD R0,R1 ; Executed before branch.

NOP ;
TRGET_F: ; \leftarrow BF/S instruction branch destination
```

Possible Exceptions:

11.1.7 BRA (Branch): Branch Instruction

Format		Operation	Instruction Code	Cycle	T Bit
BRA	label	$PC + 4 + disp \times 2 \rightarrow PC$	1010dddddddddddd	1	_

Description: This is an unconditional branch instruction. The branch destination is address (PC + $4 + \text{displacement} \times 2$). The PC source value is the BRA instruction address. As the 12-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from -4096 to +4094 bytes from the BRA instruction. If the branch destination cannot be reached, this branch can be performed with a JMP instruction.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

BRA TRGET ; Branch to TRGET.

ADD R0,R1 ; ADD executed before branch.

NOP :

TRGET: $; \leftarrow BRA$ instruction branch destination

Possible Exceptions:



11.1.8 BRAF (Branch Far): Branch Instruction (Delayed Branch Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
BRAF Rn	$PC + 4 + Rn \rightarrow PC$	0000nnnn00100011	1	_

Description: This is an unconditional branch instruction. The branch destination is address (PC + 4 + Rn). The branch destination address is the result of adding 4 plus the 32-bit contents of general register Rn to PC.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

Operation:

```
BRAF(int n)  /* BRAF Rn */
{
    unsigned int temp;

    temp = PC;
    PC = PC + 4 + R[n];
    Delay_Slot(temp+2);
}
```

Example:

```
MOV.L # (TRGET-BRAF_PC), R0 ; Set displacement.

BRAF R0 ; Branch to TRGET.

ADD R0,R1 ; ADD executed before branch.

BRAF_PC: ;

NOP

TRGET: ; ← BRAF instruction branch destination
```

Possible Exceptions:

11.1.9 BT (Branch if True): Branch Instruction

Format		Operation	Instruction Code	Cycle	T Bit
BT	label	$\begin{array}{l} \text{If T} = 1 \\ \text{PC} + 4 + \text{disp} \times 2 \rightarrow \text{PC} \\ \text{If T} = 0, \text{nop} \end{array}$	10001001ddddddd	1	_

Description: This is a conditional branch instruction that references the T bit. The branch is taken if T = 1, and not taken if T = 0.

The branch destination is address (PC + 4 + displacement \times 2). The PC source value is the BT instruction address. As the 8-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from -256 to +254 bytes from the BT instruction.

Notes: If the branch destination cannot be reached, the branch must be handled by using BT in combination with a BRA or JMP instruction, for example.

```
SETT ; Normally T=1
BF TRGET_F ; T=1, so branch is not taken.
BT TRGET_T ; T=1, so branch to TRGET_T.

NOP ;
NOP ;
TRGET_T: ; \leftarrow BT instruction branch destination
```

Possible Exceptions:

11.1.10 BT/S (Branch if True with Delay Slot): Branch Instruction

Format	Operation	Instruction Code	Cycle	T Bit
BT/S label	If T = 1, PC + 4 + disp \times 2 \rightarrow PC If T = 0, nop	10001101dddddddd	1	_

Description: This is a conditional branch instruction that references the T bit. The branch is taken if T = 1, and not taken if T = 0.

The PC source value is the BT/S instruction address. As the 8-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from -256 to +254 bytes from the BT/S instruction.

Notes: As this is a delayed branch instruction, when the branch condition is satisfied, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction.

If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

If the branch destination cannot be reached, the branch must be handled by using BT/S in combination with a BRA or JMP instruction, for example.



Operation:

Example:

```
SETT ; Normally T=1
BF/S TRGET_F ; T=1, so branch is not taken.

NOP ;
BT/S TRGET_T ; T=1, so branch to TRGET_T.

ADD R0,R1 ; Executed before branch.

NOP ;
TRGET_T: ; \leftarrow BT/S instruction branch destination
```

Possible Exceptions:

11.1.11 CLRMAC (Clear MAC Register): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
CLRMAC	$0 \rightarrow MACH$, MACL	000000000101000	1	_

Description: This instruction clears the MACH and MACL registers.

Notes: None

Operation:

```
CLRMAC() /* CLRMAC */
{
    MACH = 0;
    MACL = 0;
    PC += 2;
}
```

```
CLRMAC ; Clear MAC register to initialize.

MAC.W @R0+, @R1+ ; Multiply-and-accumulate operation

MAC.W @R0+, @R1+ ;
```

11.1.12 CLRS (Clear S Bit): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
CLRS	$0 \rightarrow S$	000000001001000	1	_

Description: This instruction clears the S bit to 0.

Notes: None

Operation:

```
CLRS() /* CLRS */
{
    S = 0;
    PC += 2;
}
```

```
CLRS ; Before execution S = 1; After execution S = 0
```

11.1.13 CLRT (Clear T Bit): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
CLRT	$0 \rightarrow T$	0000000000001000	1	0

Description: This instruction clears the T bit.

Notes: None

Operation:

```
CLRT( ) /* CLRT */
{
    T = 0;
    PC += 2;
}
```

```
CLRT ; Before execution T = 1; After execution T = 0
```

11.1.14 CMP/cond (Compare Conditionally): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit
CMP/EQ	Rm,Rn	If $Rn = Rm, 1 \rightarrow T$	0011nnnnmmmm0000	1	Result of comparison
		Otherwise, $0 \rightarrow T$			·
CMP/GE	Rm,Rn	If $Rn \ge Rm$, signed, $1 \to T$	0011nnnnmmmm0011	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/GT	Rm,Rn	If Rn > Rm, signed, $1 \rightarrow T$	0011nnnnmmmm0111	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/HI	Rm,Rn	If Rn > Rm, unsigned, $1 \rightarrow T$	0011nnnnmmmm0110	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/HS	Rm,Rn	If $Rn \ge Rm$, unsigned, $1 \to T$	0011nnnnmmmm0010	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/PL	Rn	If $Rn > 0$, $1 \rightarrow T$	0100nnnn00010101	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/PZ	Rn	If $Rn \ge 0, 1 \rightarrow T$	0100nnnn00010001	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/STR	Rm,Rn	If any bytes are equal, $1 \rightarrow T$	0010nnnnmmmm1100	1	Result of
		Otherwise, $0 \rightarrow T$			comparison
CMP/EQ	#imm,R0	If R0 = imm, $1 \rightarrow T$	10001000iiiiiiii	1	Result of
		Otherwise, $0 \rightarrow T$			comparison

Description: This instruction compares general registers Rn and Rm, and sets the T bit if the specified condition (cond) is true. If the condition is false, the T bit is cleared. The contents of Rn are not changed. Nine conditions can be specified. For the two conditions PZ and PL, Rn is compared with 0.

With the EQ condition, sign-extended 8-bit immediate data can be compared with R0. The contents of R0 are not changed.

Mnemonio	;	Description
CMP/EQ	Rm,Rn	If Rn = Rm, T = 1
CMP/GE	Rm,Rn	If Rn ≥ Rm as signed values, T = 1
CMP/GT	Rm,Rn	If Rn > Rm as signed values, T = 1
CMP/HI	Rm,Rn	If Rn > Rm as unsigned values, T = 1
CMP/HS	Rm,Rn	If $Rn \ge Rm$ as unsigned values, $T = 1$
CMP/PL	Rn	If Rn > 0, T = 1
CMP/PZ	Rn	If $Rn \ge 0$, $T = 1$
CMP/STR	Rm,Rn	If any bytes are equal, T = 1
CMP/EQ	#imm,R0	If R0 = imm, T = 1

Notes: None

```
CMPHI(long m, long n) /* CMP HI Rm, Rn */
{
    if ((unsigned long)R[n]>(unsigned long)R[m]) T = 1;
    else T = 0;
    PC += 2;
}
CMPHS(long m, long n) /* CMP HS Rm, Rn */
{
    if ((unsigned long)R[n] >= (unsigned long)R[m]) T = 1;
    else T = 0;
    PC += 2;
}
CMPPL(long n)
                          /* CMP PL Rn */
    if ((long)R[n]>0)T=1;
    else T = 0;
    PC += 2;
}
CMPPZ(long n) /* CMP PZ Rn */
    if ((long)R[n] >= 0) T = 1;
    else T = 0;
    PC += 2;
}
CMPSTR(long m, long n) /* CMP STR Rm,Rn */
    unsigned long temp;
    long HH, HL, LH, LL;
```

```
temp=R[n]^R[m];
    HH = (temp \& 0xFF000000) >> 24;
    HL = (temp \& 0x00FF0000) >> 16;
    LH = (temp \& 0x0000FF00) >> 8;
    LL = temp \& 0x000000FF;
    HH = HH \&\& HL \&\& LH \&\& LL;
    if (HH==0) T = 1;
    else T = 0;
    PC += 2;
}
CMPIM(long i) /* CMP EQ #imm,R0 */
    long imm;
    if ((i\&0x80)==0) imm=(0x000000FF \& (long i));
    else imm=(0xFFFFFF00 | (long i));
    if (R[0] = imm) T = 1;
    else T = 0;
   PC += 2;
}
```

```
CMP/GE
                                                                                                    R0,R1
                                                                                                                                                                                                                                                                          R0 = H'7FFFFFFF, R1 = H'800000000
вт
                                                                                                    TRGET T
                                                                                                                                                                                                                                                                          T = 0, so branch is not taken.
CMP/HS
                                                                                                    R0,R1
                                                                                                                                                                                                                                                                          R_{1} = H'_{2} + H'_{3} + H'
                                                                                                    TRGET_T
BT
                                                                                                                                                                                                                                                                        T = 1, so branch is taken.
CMP/STR
                                                                                                    R2, R3
                                                                                                                                                                                                                                                                        R2 = "ABCD", R3 = "XYCZ"
                                                                                                                                                                                                                                                                          T = 1, so branch is taken.
BT
                                                                                                      TRGET T
```

11.1.15 DIV0S (Divide (Step 0) as Signed): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit
DIV0S	Rm,Rn	$\begin{array}{l} \text{MSB of Rn} \rightarrow \text{Q}, \\ \text{MSB of Rm} \rightarrow \text{M}, \\ \text{M}^{}\text{Q} \rightarrow \text{T} \end{array}$	0010nnnnmmm0111	1	Result of calculation

Description: This instruction performs initial settings for signed division. This instruction is followed by a DIV1 instruction that executes 1-digit division, for example, and repeated divisions are executed to find the quotient. See the description of the DIV1 instruction for details.

Notes: None

Operation:

Example:

See the examples for the DIV1 instruction.

11.1.16 DIV0U (Divide (Step 0) as Unsigned): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
DIVOU	$0 \rightarrow M/Q/T$	000000000011001	1	0

Description: This instruction performs initial settings for unsigned division. This instruction is followed by a DIV1 instruction that executes 1-digit division, for example, and repeated divisions are executed to find the quotient. See the description of the DIV1 instruction for details.

Notes: None

Operation:

Example:

See the examples for the DIV1 instruction.

11.1.17 DIV1 (Divide 1 Step): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
DIV1 Rm,Rn	1-step division (Rn ÷ Rm)	0011nnnnmmmm0100	1	Result of calculation

Description: This instruction performs 1-digit division (1-step division) of the 32-bit contents of general register Rn (dividend) by the contents of Rm (divisor). The quotient is obtained by repeated execution of this instruction alone or in combination with other instructions. The specified registers and the M, Q, and T bits must not be modified during these repeated executions.

In 1-step division, the dividend is shifted 1 bit to the left, the divisor is subtracted from this, and the quotient bit is reflected in the Q bit according to whether the result is positive or negative.

The remainder can be found as follows after first finding the quotient using the DIV1 instruction:

```
(Remainder) = (dividend) - (divisor) \times (quotient)
```

Detection of division by zero or overflow is not provided. Check for division by zero and overflow division before executing the division. A remainder operation is not provided. Find the remainder by finding the product of the divisor and the obtained quotient, and subtracting this value from the dividend.

Initial settings should first be made with the DIV0S or DIV0U instruction. DIV1 is executed once for each bit of the divisor. If a quotient of more than 17 bits is required, place an ROTCL instruction before the DIV1 instruction. See the examples for details of the division sequence.

Notes: None

```
R[n] |= (unsigned long)T;
switch(old_q) {
case 0:switch(M) {
        case 0:tmp0 = R[n];
                 R[n] -= tmp2;
                 tmp1 = (R[n] > tmp0);
                 switch(Q){
                 case 0:Q = tmp1;
                         break;
                 case 1:Q = (unsigned char)(tmp1==0);
                         break;
                 break;
        case 1:tmp0 = R[n];
                 R[n] += tmp2;
                 tmp1 = (R[n] < tmp0);
                 switch(Q) {
                 case 0:Q = (unsigned char)(tmp1==0);
                         break;
                 case 1:Q = tmp1;
                         break;
                 break;
        break;
case 1:switch(M) {
        case 0:tmp0 = R[n];
                 R[n] += tmp2;
                 tmp1 = (R[n] < tmp0);
                 switch(Q){
                 case 0:Q = tmp1;
                         break;
                 case 1:Q = (unsigned char)(tmp1==0);
                         break;
                 break;
```

Example 1:

```
R1 (32 \text{ bits}) \div R0 (16 \text{ bits}) = R1 (16 \text{ bits}); unsigned
                                  ; Set divisor in upper 16 bits, clear lower 16 bits to 0
SHLL16
              R0
                                  ; Check for division by zero
TST
              R0,R0
BT
              ZERO DIV
CMP/HS
                                  ; Check for overflow
              R0,R1
BT
              OVER DIV
DIVOU
                                  ; Flag initialization
              16
.arepeat
                                  ; Repeat 16 times
DIV1
              R0,R1
.aendr
ROTCL
              R1
                                  ; R1 = quotient
EXTU.W
              R1,R1
```

Example 2:

```
R1:R2 (64 bits) \div R0 (32 bits) = R2 (32 bits); unsigned
                             ; Check for division by zero
TST
             R0,R0
BT
             ZERO DIV
CMP/HS
             R0,R1
                             ; Check for overflow
вт
             OVER DIV
DIVOU
                             ; Flag initialization
.arepeat
             32
ROTCL
             R2
                             ; Repeat 32 times
             R0,R1
DIV1
.aendr
                             ; R2 = quotient
ROTCL
             R2
```

Example 3:

```
R1 (16 \text{ bits}) \div R0 (16 \text{ bits}) = R1 (16 \text{ bits}); signed
                                ; Set divisor in upper 16 bits, clear lower 16 bits to 0
              R0
SHLL16
                                ; Dividend sign-extended to 32 bits
EXTS.W
              R1, R1
XOR
              R2, R2
                                ; R2 = 0
MOV
              R1, R3
              R3
ROTCL
SUBC
              R2,R1
                                ; If dividend is negative, subtract 1
DIV0S
              R0,R1
                                ; Flag initialization
              16
.arepeat
                                ; Repeat 16 times
DIV1
              R0,R1
.aendr
                                ;
EXTS.W
              R1,R1
ROTCL
              R1
                                ; R1 = quotient (one's complement notation)
              R2,R1
                                ; If MSB of quotient is 1, add 1 to convert to two's complement notation
ADDC
              R1,R1
                                ; R1 = quotient (two's complement notation)
EXTS.W
```

Example 4:

```
R2 (32 \text{ bits}) \div R0 (32 \text{ bits}) = R2 (32 \text{ bits}); signed
VOM
              R2,R3
ROTCL
              R3
                              ;
SUBC
              R1,R1
                              ; Dividend sign-extended to 64 bits (R1:R2)
                              ; R3 = 0
              R3,R3
XOR
SUBC
              R3,R2
                              ; If dividend is negative, subtract 1 to convert to one's complement notation
                              ; Flag initialization
DIV0S
              R0,R1
              32
                              ;
.arepeat
ROTCL
              R2
                              ; Repeat 32 times
DIV1
              R0,R1
.aendr
                              ;
                              ; R2 = quotient (one's complement notation)
ROTCL
              R2
                              ; If MSB of quotient is 1, add 1 to convert to two's complement notation
              R3, R2
ADDC
                              ; R2 = quotient (two's complement notation)
```

11.1.18 DMULS.L (Double-length Multiply as Signed): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
DMULS.L Rm,Rn	Signed, $Rn \times Rm \rightarrow MAC$	0011nnnnmmmm1101	2	_

Description: This instruction performs 32-bit multiplication of the contents of general register Rn by the contents of Rm, and stores the 64-bit result in the MACH and MACL registers. The multiplication is performed as a signed arithmetic operation.

Notes: None

```
DMULS(long m, long n) /* DMULS.L Rm,Rn */
    unsigned long RnL, RnH, RmL, RmH, Res0, Res1, Res2;
    unsigned long temp0, temp1, temp2, temp3;
    long tempm,tempn,fnLmL;
    tempn = (long)R[n];
    tempm = (long)R[m];
    if (tempn<0) tempn = 0 - tempn;
    if (tempm<0) tempm = 0 - tempm;
    if ((long)(R[n]^R[m])<0) fnLmL = -1;
    else fnLmL = 0;
    temp1 = (unsigned long)tempn;
    temp2 = (unsigned long)tempm;
    RnL = temp1&0x0000FFFF;
    RnH = (temp1>>16) &0x0000FFFF;
    RmL = temp2\&0x0000FFFF;
    RmH = (temp2>>16) &0x0000FFFF;
```

```
temp0 = RmL*RnL;
temp1 = RmH*RnL;
temp2 = RmL*RnH;
temp3 = RmH*RnH;
Res2 = 0;
Res1 = temp1+temp2;
if (Res1<temp1) Res2 += 0x00010000;
temp1 = (Res1 << 16) \& 0xFFFF00000;
Res0 = temp0 + temp1;
if (Res0<temp0) Res2++;
   Res2 = Res2 + ((Res1>>16)&0x0000FFFF) + temp3;
   if (fnLmL<0) {
       Res2 = Res2;
       if (Res0==0)
           Res2++;
       else
           Res0 = (\tilde{R}es0) + 1;
   }
   MACH = Res2;
   MACL = Res0;
   PC +=2;
```

```
DMULS.L R0,R1 ;Before execution R0 = H'FFFFFFF, R1 = H'00005555 ;After execution MACH = H'FFFFFFF, MACL = H'FFFF5556

STS MACH,R0 ;Get operation result (upper)

STS MACL,R1 ;Get operation result (lower)
```

11.1.19 DMULU.L (Double-length Multiply as Unsigned): Arithmetic Instruction

Format	Opera	ation	Instruction Code	Cycle	T Bit
DMULU.L	Rm,Rn Unsig	ned, Rm →MAC	0011nnnnmmmm0101	2	_

Description: This instruction performs 32-bit multiplication of the contents of general register Rn by the contents of Rm, and stores the 64-bit result in the MACH and MACL registers. The multiplication is performed as an unsigned arithmetic operation.

Notes: None

```
DMULU(long m, long n) /* DMULU.L Rm,Rn */
    unsigned long RnL, RnH, RmL, RmH, Res0, Res1, Res2;
    unsigned long temp0, temp1, temp2, temp3;
    RnL = R[n] \& 0x0000FFFF;
    RnH = (R[n] >> 16) \& 0x0000FFFF;
    RmL = R[m] \& 0x0000FFFF;
    RmH = (R[m] >> 16) \& 0x0000FFFF;
    temp0 = RmL*RnL;
    temp1 = RmH*RnL;
    temp2 = RmL*RnH;
    temp3 = RmH*RnH;
    Res2 = 0
    Res1 = temp1 + temp2;
    if (Res1<temp1) Res2 += 0x00010000;
    temp1 = (Res1 << 16) & 0xFFFF0000;
    Res0 = temp0 + temp1;
```

```
if (Res0<temp0) Res2++;

Res2 = Res2 + ((Res1>>16)&0x0000FFFF) + temp3;

MACH = Res2;
MACL = Res0;
PC += 2;
}
```

```
DMULU.L R0,R1 ; Before execution R0 = H'FFFFFFE, R1 = H'00005555
; After execution MACH = H'00005554, MACL = H'FFFF5556
STS MACH,R0 ; Get operation result (upper)
STS MACL,R1 ; Get operation result (lower)
```

11.1.20 DT (Decrement and Test): Arithmetic Instruction

For	mat	Operation	Instruction Code	Cycle	T Bit
DT	Rn	$Rn-1\rightarrow Rn;$ if $Rn=0, 1\rightarrow T$ if $Rn\neq 0, 0\rightarrow T$	0100nnnn00010000	1	Result of comparison

Description: This instruction decrements the contents of general register Rn by 1 and compares the result with zero. If the result is zero, the T bit is set to 1. If the result is nonzero, the T bit is cleared to 0.

Notes: None

Operation:

```
DT(long n)/* DT Rn */
{
    R[n]--;
    if (R[n]==0) T = 1;
    else T = 0;
    PC += 2;
}
```

```
MOV #4, R5 ; Set loop count LOOP: ADD = R0, R1 \qquad ; DT R5 ; Decrement R5 value and check for 0. BF = LOOP \qquad ; If T = 0, branch to LOOP (in this example, 4 loops are executed).
```

11.1.21 EXTS (Extend as Signed): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit
EXTS.B	Rm,Rn	Rm sign-extended from byte \rightarrow Rn	0110nnnnmmmm1110	1	_
EXTS.W	Rm,Rn	$\begin{array}{l} \text{Rm sign-extended from} \\ \text{word} \rightarrow \text{Rn} \end{array}$	0110nnnnmmmm1111	1	_

Description:

This instruction sign-extends the contents of general register Rm and stores the result in Rn.

For a byte specification, the value of Rm bit 7 is transferred to Rn bits 8 to 31. For a word specification, the value of Rm bit 15 is transferred to Rn bits 16 to 31.

Notes: None

```
EXTSB(long m, long n)  /* EXTS.B Rm,Rn */
{
    R[n] = R[m];
    if ((R[m] & 0x00000080)==0) R[n] & =0x000000FF;
    else R[n] |= 0xFFFFFF00;
    PC += 2;
}

EXTSW(long m, long n)  /* EXTS.W Rm,Rn */
{
    R[n] = R[m];
    if ((R[m] & 0x00008000)==0) R[n] & =0x0000FFFF;
    else R[n] |= 0xFFFF0000;
    PC += 2;
}
```

EXTS.B	R0,R1	; Before execution	R0 = H'00000080
		; After execution	R1 = H'FFFFFF80
EXTS.W	R0,R1	; Before execution	R0 = H'00008000
		; After execution	R1 = H'FFFF8000

11.1.22 EXTU (Extend as Unsigned): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
EXTU.B Rm,Rn	$\begin{array}{l} \text{Rm zero-extended from} \\ \text{byte} \rightarrow \text{Rn} \end{array}$	0110nnnnmmmm1100	1	_
EXTU.W Rm,Rn	$\label{eq:Rmzero-extended} \text{Rm zero-extended from} \\ \text{word} \rightarrow \text{Rn}$	0110nnnnmmmm1101	1	_

Description: This instruction zero-extends the contents of general register Rm and stores the result in Rn.

For a byte specification, 0 is transferred to Rn bits 8 to 31. For a word specification, 0 is transferred to Rn bits 16 to 31.

Notes: None

```
EXTUB(long m, long n)  /* EXTU.B Rm,Rn */
{
    R[n] = R[m];
    R[n] &= 0x000000FF;
    PC += 2;
}

EXTUW(long m, long n)  /* EXTU.W Rm,Rn */
{
    R[n] = R[m];
    R[n] &= 0x0000FFFF;
    PC += 2;
}
```

EXTU.B	R0,R1	; Before execution	R0 = H'FFFFFF80
		; After execution	R1 = H'00000080
EXTU.W	R0,R1	; Before execution	R0 = H'FFFF8000
		; After execution	R1 = H'00008000

11.1.23 ICBI (Instruction Cache Block Invalidate): Data Transfer Instruction

Format		Operation	Instruction Code	Cycle	T Bit
ICBI	@Rn	Invalidates the instruction cache block indicated by logical address Rn	0000nnnn11100011	13	_

Description: This instruction accesses the instruction cache at the effective address indicated by the contents of Rn. When the cache is hit, the corresponding cache block is invalidated (the V bit is cleared to 0). At this time, write-back is not performed. No operation is performed in the case of a cache miss or access to a non-cache area.

Notes: None

Operation:

```
ICBI(int n) /* ICBI @Rn */
{
    invalidate_instruction_cache_block(R[n]);
    PC += 2;
}
```

Example: When a program is overwriting RAM to modify its own execution, the corresponding block of the instruction cache should be invalidated by the ICBI instruction. This prevents execution of the program from the instruction cache, where the non-overwritten instructions are stored

Possible Exceptions: Exceptions may occur when invalidation is not performed.

- Instruction TLB multiple-hit exception
- Instruction TLB miss exception
- Instruction TLB protection violation exception
- Instruction address error
- Slot illegal instruction exception

11.1.24 JMP (Jump): Branch Instruction

Format	Operation	Instruction Code	Cycle	T Bit
JMP @Rn	$Rn \rightarrow PC$	0100nnnn00101011	1	_

Description: Unconditionally makes a delayed branch to the address specified by Rn.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

Operation:

```
JMP(int n)/* JMP @Rn */
{
    unsigned int temp;

temp = PC;
    PC = R[n];
    Delay_Slot(temp+2);
}
```

Example:

```
MOV.L
                                                    ; R0 = TRGET address
                            JMP TABLE, RO
                JMP
                            @R0
                                         : Branch to TRGET.
                                           ; MOV executed before branch.
                MOV
                            R0,R1
                .align
JMP TABLE:
               .data.l
                            TRGET
                                           ; Jump table
                                           ; ← Branch destination
TRGET:
               ADD
                            #1,R1
```

Possible Exceptions:



11.1.25 LDC (Load to Control Register): System Control Instruction

Format		Operation	Instruction Code	Cycle	T Bit
LDC	Rm, GBR	$Rm \to GBR$	0100mmmm00011110	1	_
LDC	Rm, VBR	$Rm \to VBR$	0100mmmm00101110	1	_
LDC	Rm, SGR	$Rm \to SGR$	0100mmmm00111010	4	_
LDC	Rm, SSR	$Rm \to SSR$	0100mmmm00111110	1	_
LDC	Rm, SPC	$Rm \to SPC$	0100mmmm01001110	1	
LDC	Rm, DBR	$Rm \to DBR$	0100mmmm11111010	4	
LDC	Rm, RO_BANK	$Rm \to R0_BANK$	0100mmmm10001110	1	_
LDC	Rm, R1_BANK	$Rm \to R1_BANK$	0100mmmm10011110	1	_
LDC	Rm, R2_BANK	$Rm \to R2_BANK$	0100mmmm10101110	1	_
LDC	Rm, R3_BANK	$Rm \to R3_BANK$	0100mmmm10111110	1	_
LDC	Rm, R4_BANK	$Rm \to R4_BANK$	0100mmmm11001110	1	
LDC	Rm, R5_BANK	$Rm \to R5_BANK$	0100mmmm11011110	1	_
LDC	Rm, R6_BANK	$Rm \to R6_BANK$	0100mmmm11101110	1	_
LDC	Rm, R7_BANK	$Rm \to R7_BANK$	0100mmmm11111110	1	_
LDC.L	@Rm+, GBR	$(Rm) \to GBR, Rm{+}4 \to Rm$	0100mmmm00010111	1	_
LDC.L	@Rm+, VBR	$(Rm) \rightarrow VBR,Rm{+}4 \rightarrow Rm$	0100mmmm00100111	1	_
LDC.L	@Rm+, SGR	$(Rm) \rightarrow SGR, Rm{+}4 \rightarrow Rm$	0100mmmm00110110	4	_
LDC.L	@Rm+, SSR	$(Rm) \rightarrow SSR, Rm{+}4 \rightarrow Rm$	0100mmmm00110111	1	_
LDC.L	@Rm+, SPC	$(Rm) \rightarrow SPC, Rm{+}4 \rightarrow Rm$	0100mmmm01000111	1	_
LDC.L	@Rm+, DBR	$(Rm) \to DBR, Rm{+}4 \to Rm$	0100mmmm11110110	4	_
LDC.L	@Rm+, RO_BANK	$(Rm) \rightarrow R0_BANK, Rm\text{+}4 \rightarrow Rm$	0100mmmm10000111	1	_
LDC.L	@Rm+, R1_BANK	$(Rm) \rightarrow R1_BANK, Rm\text{+}4 \rightarrow Rm$	0100mmmm10010111	1	_
LDC.L	@Rm+, R2_BANK	$(Rm) \rightarrow R2_BANK, Rm\text{+}4 \rightarrow Rm$	0100mmmm10100111	1	_
LDC.L	@Rm+, R3_BANK	$(Rm) \rightarrow R3_BANK, Rm\text{+}4 \rightarrow Rm$	0100mmmm10110111	1	_
LDC.L	@Rm+, R4_BANK	$(Rm) \rightarrow R4_BANK,Rm\text{+}4 \rightarrow Rm$	0100mmmm11000111	1	_
LDC.L	@Rm+, R5_BANK	(Rm) \rightarrow R5_BANK, Rm+4 \rightarrow Rm	0100mmmm11010111	1	_
LDC.L	@Rm+, R6_BANK	(Rm) \rightarrow R6_BANK, Rm+4 \rightarrow Rm	0100mmmm11100111	1	_
LDC.L	@Rm+, R7_BANK	$(Rm) \rightarrow R7_BANK, Rm+4 \rightarrow Rm$	0100mmmm11110111	1	

Description: These instructions store the source operand in the control register GBR, VBR, SSR, SPC, DBR, SGR, or R0_BANK to R7_BANK.

Notes: With the exception of LDC Rm,GBR and LDC.L @Rm+,GBR, the LDC/LDC.L instructions are privileged instructions and can only be used in privileged mode. Use in user mode will cause an illegal instruction exception. However, LDC Rm,GBR and LDC.L @Rm+,GBR can also be used in user mode.

With the LDC Rm, Rn_BANK and LDC.L @Rm, Rn_BANK instructions, Rn_BANK0 is accessed when the RB bit in the SR register is 1, and Rn_BANK1 is accessed when this bit is 0.

```
LDCGBR(int m) /* LDC Rm, GBR */
  GBR = R[m];
  PC += 2;
}
LDCVBR(int m)
                   /* LDC Rm, VBR : Privileged */
  VBR = R[m];
  PC += 2;
}
LDCSGR(int m)
                   /* LDC Rm, SGR : Privileged */
  SGR = R[m];
  PC += 2;
}
LDCSSR(int m)
                  /* LDC Rm, SSR : Privileged */
  SSR = R[m],
  PC += 2;
}
LDCSPC(int m)
                  /* LDC Rm, SPC : Privileged */
  SPC = R[m];
```

```
PC += 2;
}
LDCDBR(int m) /* LDC Rm, DBR : Privileged */
 DBR = R[m];
 PC += 2;
LDCRn BANK(int m) /* LDC Rm, Rn BANK : Privileged */
               /* n=0-7 */
 Rn BANK = R[m];
 PC += 2;
LDCMGBR(int m) /* LDC.L @Rm+,GBR */
 GBR=Read Long(R[m]);
 R[m] += 4;
 PC += 2;
}
LDCMVBR(int m) /* LDC.L @Rm+, VBR : Privileged */
 VBR = Read Long(R[m]);
 R[m] += 4;
 PC += 2;
}
LDCMSGR(int m) /* LDC.L @Rm+,SGR : Privileged */
 SGR = Read_Long(R[m]);
 R[m] += 4;
 PC += 2;
}
```

```
LDCMSSR(int m)
                  /* LDC.L @Rm+,SSR : Privileged */
 SSR=Read_Long(R[m]);
 R[m] += 4;
 PC += 2;
}
LDCMSPC(int m) /* LDC.L @Rm+,SPC : Privileged */
 SPC = Read Long(R[m]);
 R[m] += 4;
 PC += 2;
}
LDCMDBR(int m)
              /* LDC.L @Rm+,DBR : Privileged */
 DBR = Read Long(R[m]);
 R[m] += 4;
 PC += 2;
}
LDCMRn BANK(Long m) /* LDC.L @Rm+, Rn BANK : Privileged */
                /* n=0-7 */
{
 Rn BANK = Read Long(R[m]);
 R[m] += 4;
 PC += 2;
}
```

- Data TLB multiple-hit exception
- General illegal instruction exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.1.26 LDS (Load to System Register): System Control Instruction

Format Operation		Operation	Instruction Code	Cycle	T Bit
LDS	Rm,MACH	$Rm \to MACH$	0100mmmm00001010	1	_
LDS	Rm,MACL	$Rm \to MACL$	0100mmmm00011010	1	_
LDS	Rm, PR	$Rm{\to}PR$	0100mmmm00101010	1	_
LDS.L	@Rm+,MACH	$(Rm) \to MACH, Rm + 4 \to Rm$	0100mmmm00000110	1	_
LDS.L	@Rm+,MACL	$(Rm) \to MACL, Rm + 4 \to Rm$	0100mmmm00010110	1	_
LDS.L	@Rm+,PR	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110	1	_

Description: Stores the source operand into the system registers MACH, MACL, or PR.

Notes: None

```
LDS R0, PR ; Before execution R0 = H'12345678, PR = H'000000000 ; After execution PR = H'12345678 
 LDS.L @R15+, MACL ; Before execution R15 = H'100000000 ; After execution R15 = H'10000004, MACL = (H'10000000)
```

Possible Exceptions: Exception may occur when LDS.L instruction is executed.

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.1.27 LDTLB (Load PTEH/PTEL to TLB): System Control Instruction (Privileged Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
LDTLB	$PTEH/PTEL \to TLB$	000000000111000	1	_

Description: This instruction loads the contents of the PTEH/PTEL (TLB compatible mode), PTEH/PTEL/PTEA (TLB extended mode) registers into the TLB (translation lookaside buffer) specified by MMUCR.URC (random counter field in the MMC control register).

LDTLB is a privileged instruction, and can only be used in privileged mode. Use of this instruction in user mode will cause an illegal instruction exception.

Notes: As this instruction loads the contents of the PTEH/PTEL (TLB compatible mode), PTEH/PTEL/PTEA (TLB extended mode) registers into a TLB, it should be used either with the MMU disabled, or in the P1 or P2 virtual space with the MMU enabled (see section 7, Memory Management Unit (MMU), for details). After this instruction is issued, there must be at least one instruction between the LDTLB instruction and issuance of an instruction relating to address to the P0, U0, and P3 areas (i.e. BRAF, BSRF, JMP, JSR, RTS, or RTE).

Operation (TLB compatible mode):

For the operation in the TLB extended mode, see section 7, Memory Management Unit (MMU).

Example:

MOV @R0, R1; Load page table entry (upper) into R1

MOV R1, @R2 ;Load R1 into PTEH; R2 is PTEH address (H'FF000000)

LDTLB ; Load PTEH, PTEL registers into TLB

- General illegal instruction exception
- Slot illegal instruction exception

11.1.28 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MAC.L @Rm+,@Rn+	Signed, $ (Rn) \times (Rm) + MAC \rightarrow MAC $ $Rn + 4 \rightarrow Rn, Rm + 4 \rightarrow Rm $	0000nnnnmmmm1111	5	_

Description: This instruction performs signed multiplication of the 32-bit operands whose addresses are the contents of general registers Rm and Rn, adds the 64-bit result to the MAC register contents, and stores the result in the MAC register. Operands Rm and Rn are each incremented by 4 each time they are read.

If the S bit is 0, the 64-bit result is stored in the linked MACH and MACL registers.

Notes: None

```
MACL(long m, long n)  /* MAC.L @Rm+,@Rn+ */
{
    unsigned long RnL,RnH,RmL,RmH,Res0,Res1,Res2;
    unsigned long temp0,temp1,temp2,temp3;
    long tempm,tempn,fnLmL;

    tempn = (long)Read_Long(R[n]);
    R[n] += 4;
    tempm = (long)Read_Long(R[m]);
    R[m] += 4;

    if ((long)(tempn^tempm)<0) fnLmL = -1;
    else fnLmL = 0;
    if (tempn<0) tempn = 0-tempn;
    if (tempm<0) tempm = 0-tempm;</pre>
```

```
temp1 = (unsigned long)tempn;
    temp2 = (unsigned long) tempm;
    RnL = temp1&0x0000FFFF;
    RnH = (temp1>>16) \& 0x0000FFFF;
    RmL = temp2 \& 0x0000FFFF;
    RmH = (temp2 >> 16) \& 0x0000FFFF;
    temp0 = RmL*RnL;
    temp1 = RmH*RnL;
    temp2 = RmL*RnH;
    temp3 = RmH*RnH;
    Res2 = 0;
Res1 = temp1 + temp2;
if (Res1<temp1) Res2 += 0x00010000;
temp1 = (Res1<<16) & 0xFFFF0000;
Res0 = temp0 + temp1;
if (Res0<temp0) Res2++;
Res2 = Res2 + ((Res1>>16) \& 0x0000FFFF) + temp3;
if(fnLmL<0){
    Res2 = Res2;
    if (Res0==0) Res2++;
    else Res0 = (\tilde{Res0}) + 1;
if(S==1){
    Res0 = MACL + Res0;
    if (MACL>Res0) Res2++;
    if (MACH & 0x00008000)
        Res2 += MACH | 0xFFFF0000;
    else Res2 += MACH&0x00007FFF;
```

```
if(((long)Res2<0)&&(Res2 < 0xFFFF8000)){
        Res2 = 0xFFFF8000;
       Res0 = 0x00000000;
   if(((long)Res2>0)&&(Res2 > 0x00007FFF))
        Res2 = 0x00007FFF;
       Res0 = 0xFFFFFFF;
   };
   MACH = Res2;
   MACL = Res0;
   else {
       Res0 = MACL + Res0;
        if (MACL>Res0) Res2++;
       Res2 += MACH;
       MACH = Res2;
       MACL = Res0;
   PC += 2;
}
```

	MOVA	TBLM,R0	; Get table address
	MOV	R0,R1	;
	MOVA	TBLN,R0	; Get table address
	CLRMAC		; MAC register initialization
	MAC.L	@R0+,@R1+	;
	MAC.L	@R0+,@R1+	;
	STS	MACL,R0	; Get result in R0
	.align	2	;
TBLM	.data.l	H'1234ABCD	;
	.data.l	H'5678EF01	;
TBLN	.data.l	H'0123ABCD	;
	.data.l	H'4567DEF0	;

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.1.29	MAC.W (Multiply and Accumulate Word): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit	
MAC.W	@Rm+,@Rn+	Signed, $(Rn) \times (Rm) + MAC \rightarrow MAC$	0100nnnnmmm1111	4	_	
1110	01 / 01.11	$Rn+2 \rightarrow Rn,Rm+2 \rightarrow Rm$				

Description: This instruction performs signed multiplication of the 16-bit operands whose addresses are the contents of general registers Rm and Rn, adds the 32-bit result to the MAC register contents, and stores the result in the MAC register. Operands Rm and Rn are each incremented by 2 each time they are read.

If the S bit is 0, a $16 \times 16 + 64 \rightarrow 64$ -bit multiply-and-accumulate operation is performed, and the 64-bit result is stored in the linked MACH and MACL registers.

If the S bit is 1, a $16 \times 16 + 32 \rightarrow 32$ -bit multiply-and-accumulate operation is performed, and the addition to the MAC register contents is a saturation operation. In a saturation operation, only the MACL register is valid, and the result range is limited to H'80000000 (minimum value) to H'7FFFFFFF (maximum value). If overflow occurs, the LSB of the MACH register is set to 1. H'80000000 (minimum value) is stored in the MACL register if the result overflows in the negative direction, and H'7FFFFFFF (maximum value) is stored if the result overflows in the positive direction

Notes: If the S bit is 0, a $16 \times 16 + 64 \rightarrow 64$ -bit multiply-and-accumulate operation is performed.

```
MACW(long m, long n)  /* MAC.W @Rm+,@Rn+ */
{
    long tempm,tempn,dest,src,ans;
    unsigned long templ;
    tempn = (long)Read_Word(R[n]);
    R[n] += 2;
    tempm = (long)Read_Word(R[m]);
    R[m] += 2;
    templ = MACL;
    tempn = ((long)(short)tempn*(long)(short)tempm);
    if ((long)MACL>=0) dest = 0;
    else dest = 1;
```

```
if ((long)tempm>=0) {
    src = 0;
    tempn = 0;
}
else {
    src = 1;
    tempn = 0xFFFFFFF;
src += dest;
MACL += tempm;
if ((long)MACL>=0) ans = 0;
else ans = 1;
ans += dest;
if (S==1) {
    if (ans==1) {
        if (src==0) MACL = 0x7FFFFFFF;
        if (src==2) MACL = 0x80000000;
    }
}
else {
    MACH += tempn;
    if (templ>MACL) MACH += 1;
}
PC += 2;
```

}

	MOVA	TBLM,R0	; Get table address
	MOV	R0,R1	;
	MOVA	TBLN,R0	; Get table address
	CLRMAC		; MAC register initialization
	MAC.W	@R0+,@R1+	;
	MAC.W	@R0+,@R1+	;
	STS	MACL,R0	; Get result in R0
	.align 2		;
TBLM	.data.w	H'1234	;
	.data.w	H'5678	;
TBLN	.data.w	H'0123	;
	.data.w	H'4567	;

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error



11.1.30 MOV (Move data): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MOV Rm,Rn	$Rm \to Rn$	0110nnnnmmmm0011	1	_
MOV.B Rm,@Rn	Rm o (Rn)	0010nnnnmmmm0000	1	_
MOV.W Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0001	1	_
MOV.L Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0010	1	_
MOV.B @Rm,Rn	$(Rm) \to sign extension \to Rn$	0110nnnnmmmm0000	1	_
MOV.W @Rm,Rn	$(Rm) \to sign extension \to Rn$	0110nnnnmmmm0001	1	_
MOV.L @Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	1	_
MOV.B Rm,@-Rn	Rn-1 $ ightarrow$ Rn, Rm $ ightarrow$ (Rn)	0010nnnnmmmm0100	1	_
MOV.W Rm,@-Rn	Rn-2 $ ightarrow$ Rn, Rm $ ightarrow$ (Rn)	0010nnnnmmmm0101	1	_
MOV.L Rm,@-Rn	$Rn\text{-}4\toRn,Rm\to(Rn)$	0010nnnnmmmm0110	1	_
MOV.B @Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn, \ Rm + 1 \rightarrow Rm$	0110nnnnmmmm0100	1	_
MOV.W @Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn, \ Rm + 2 \rightarrow Rm$	0110nnnnmmmm0101	1	_
MOV.L @Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110	1	_
MOV.B Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100	1	_
MOV.W Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0101	1	_
MOV.L Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0110	1	_
MOV.B @(R0,Rm),Rn	$(R0 + Rm) \rightarrow sign \ extension \rightarrow Rn$	0000nnnnmmm1100	1	_
MOV.W @(R0,Rm),Rn	$(R0 + Rm) \rightarrow sign \ extension \rightarrow Rn$	0000nnnnmmm1101	1	_
MOV.L @(R0,Rm),Rn	$(R0 + Rm) \rightarrow Rn$	0000nnnnmmmm1110	1	

Description: This instruction transfers the source operand to the destination. When an operand is memory, the data size can be specified as byte, word, or longword. When the source operand is memory, the loaded data is sign-extended to longword before being stored in the register.

Notes: None

```
MOV(long m, long n) /* MOV Rm,Rn */
    R[n] = R[m];
   PC += 2;
MOVBS(long m, long n) /* MOV.B Rm,@Rn */
{
     Write Byte(R[n],R[m]);
     PC += 2;
}
MOVWS(long m, long n) /* MOV.W Rm,@Rn */
{
     Write Word(R[n],R[m]);
     PC += 2;
}
MOVLS(long m, long n) /* MOV.L Rm,@Rn */
     Write Long(R[n],R[m]);
     PC += 2;
}
MOVBL(long m, long n) /* MOV.B @Rm,Rn */
     R[n] = (long)Read Byte(R[m]);
     if ((R[n] \& 0x80) == 0) R[n] &= 0x0000000FF;
     else R[n] |= 0xFFFFFF00;
     PC += 2;
}
```

```
MOVWL(long m, long n) /* MOV.W @Rm,Rn */
{
     R[n] = (long)Read_Word(R[m]);
     if ((R[n] \& 0x8000) == 0) R[n] \&= 0x0000FFFF;
     else R[n] = 0xFFFF0000;
     PC += 2;
}
MOVLL(long m, long n) /* MOV.L @Rm,Rn */
}
     R[n] = Read Long(R[m]);
     PC += 2;
}
MOVBM(long m, long n) /* MOV.B Rm,@-Rn */
     Write Byte(R[n]-1,R[m]);
     R[n] -= 1;
     PC += 2;
}
MOVWM(long m, long n) /* MOV.W Rm,@-Rn */
{
     Write_Word(R[n]-2,R[m]);
     R[n] -= 2;
     PC += 2;
}
MOVLM(long m, long n) /* MOV.L Rm,@-Rn */
{
     Write Long(R[n]-4,R[m]);
     R[n] -= 4;
     PC += 2;
}
```

```
MOVBP(long m, long n) /* MOV.B @Rm+,Rn */
{
     R[n] = (long)Read_Byte(R[m]);
     if ((R[n] \& 0x80) == 0) R[n] &= 0x0000000FF;
     else R[n] |= 0xFFFFFF00;
     if (n!=m) R[m] += 1;
     PC += 2;
MOVWP(long m, long n) /* MOV.W @Rm+,Rn */
     R[n] = (long)Read Word(R[m]);
     if ((R[n] \& 0x8000) == 0) R[n] \&= 0x0000FFFF;
     else R[n] = 0xFFFF0000;
     if (n!=m) R[m] += 2;
     PC += 2;
}
MOVLP(long m, long n) /* MOV.L @Rm+,Rn */
{
     R[n] = Read Long(R[m]);
     if (n!=m) R[m] += 4;
     PC += 2;
}
MOVBS0(long m, long n) /* MOV.B Rm,@(R0,Rn) */
{
     Write_Byte(R[n]+R[0],R[m]);
     PC += 2;
}
MOVWS0(long m, long n) /* MOV.W Rm,@(R0,Rn) */
     Write_Word(R[n]+R[0],R[m]);
     PC+=2:
}
```

```
MOVLS0(long m, long n) /* MOV.L Rm,@(R0,Rn) */
{
     Write Long(R[n]+R[0],R[m]);
     PC += 2;
}
MOVBL0(long m, long n) /* MOV.B@(R0,Rm),Rn */
    R[n] = (long)Read Byte(R[m]+R[0]);
    if ((R[n] \& 0x80) == 0) R[n] \&= 0x0000000FF;
    else R[n] |= 0xFFFFFF00;
    PC += 2;
}
MOVWL0(long m, long n) /* MOV.W @(R0,Rm),Rn */
    R[n] = (long)Read Word(R[m]+R[0]);
    if ((R[n] \& 0x8000) == 0) R[n] \&= 0x0000FFFF;
    else R[n] |= 0xFFFF0000;
    PC += 2;
}
MOVLL0(long m, long n) /* MOV.L @(R0,Rm),Rn */
    R[n] = Read\_Long(R[m] + R[0]);
    PC += 2;
}
```

VOM	R0,R1	; Before execution	R0 = H'FFFFFFFF, R1 = H'000000000
		; After execution	R1 = H'FFFFFFFF
MOV.W	R0,@R1	; Before execution	R0 = H'FFFF7F80
		; After execution	(R1) = H'7F80
MOV.B	@R0,R1	; Before execution	(R0) = H'80, R1 = H'000000000
		; After execution	R1 = H'FFFFFF80
MOV.W	R0,@-R1	; Before execution	R0 = H'AAAAAAAA, (R1) = H'FFFF7F80
		; After execution	R1 = H'FFFF7F7E, (R1) = H'AAAA
MOV.L	@R0+,R1	; Before execution	R0 = H'12345670
		; After execution	R0 = H'12345674, R1 = (H'12345670)
MOV.B	R1,@(R0,R2)	; Before execution	R2 = H'00000004, R0 = H'10000000
		; After execution	R1 = (H'10000004)
MOV.W	@(R0,R2),R1	; Before execution	R2 = H'00000004, R0 = H'10000000
		; After execution	R1 = (H'10000004)

Possible Exceptions: Exceptions may occur when MOV instructions without MOV Rm,Rn are executed.

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error
- Initial page write exception (only write operation)



11.1.31 MOV (Move Constant Value): Data Transfer Instruction

Format		Operation Instruction Code		Cycle	T Bit	
MOV	#imm,Rn	$\begin{array}{l} \text{imm} \rightarrow \text{sign extension} \\ \rightarrow \text{Rn} \end{array}$	1110nnnniiiiiiii	1	_	
MOV.W	@(disp*,PC),Rn	$ (\text{disp} \times 2 + \text{PC} + 4) \\ \rightarrow \text{sign extension} \rightarrow \text{Rn} $	1001nnnndddddddd	1	_	
MOV.L	@(disp*,PC),Rn	(disp × 4 + PC & H'FFFFFFFC + 4) → Rn	1101nnnndddddddd	1	_	

Note: * The assembler of Renesas Technology uses the value after scaling (x1, x2, or x4) as the displacement (disp).

Description: This instruction stores immediate data, sign-extended to longword, in general register Rn. In the case of word or longword data, the data is stored from memory address (PC + 4 + displacement \times 2) or (PC + 4 + displacement \times 4).

With word data, the 8-bit displacement is multiplied by two after zero-extension, and so the relative distance from the table is in the range up to PC + 4 + 510 bytes. The PC value is the address of this instruction.

With longword data, the 8-bit displacement is multiplied by four after zero-extension, and so the relative distance from the operand is in the range up to PC + 4 + 1020 bytes. The PC value is the address of this instruction. A value with the lower 2 bits adjusted to B'00 is used in address calculation.

Notes: If a PC-relative load instruction is executed in a delay slot, a slot illegal instruction exception will be generated.

```
MOVI(int i, int n) /* MOV #imm, Rn */
      if ((i\&0x80)==0) R[n] = (0x000000FF \& i);
      else R[n] = (0xFFFFFF00 | i);
      PC += 2;
}
MOVWI(d, n) /* MOV.W @(disp,PC),Rn */
{
      unsigned int disp;
      disp = (unsigned int)(0x000000FF & d);
      R[n] = (int)Read Word(PC+4+(disp<<1));</pre>
      if ((R[n] \& 0x8000) == 0) R[n] \&= 0x0000FFFF;
      else R[n] \mid = 0xFFFF0000;
      PC += 2;
}
      MOVLI(int d, int n)/* MOV.L @(disp,PC),Rn */
      unsigned int disp;
      disp = (unsigned int)(0x000000FF & (int)d);
      R[n] = Read Long((PC & 0xFFFFFFFC)+4+(disp<<2));</pre>
      PC += 2;
}
```

Address			
1000	MOV	#H'80,R1	; R1 = H'FFFFFF80
1002	MOV.W	IMM,R2	; $R2 = H'FFFF9ABC$ IMM means $(PC + 4 + H'08)$
1004	ADD	#-1,R0	;
1006	TST	R0,R0	;
1008	MOV.L	@(3*,PC),R3	; R3 = H'12345678
100A	BRA	NEXT	; Delayed branch instruction
100C	NOP		
100E IMM	.data.w	H'9ABC	;
1010	.data.w	H'1234	;
1012 NEXT	JMP	@R3	; Distination of BRA branch instruction
1014	CMP/EQ	#0,R0	;
	.align	4	;
1018	.data.l	H'12345678	;
101C	.data.l	H'9ABCDEF0	;

Note: * The assembler of Renesas Technology uses the value after scaling $(\times 1, \times 2, \text{ or } \times 4)$ as the displacement (disp).

Possible Exceptions: Exceptions may occur when PC-relative load instruction is executed.

- Data TLB multiple-hit exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.1.32 MOV (Move Global Data): Data Transfer Instruction

Format	t	Operation	Instruction Code	Cycle	T Bit
MOV.B	@(disp*,GBR),R0	$\begin{array}{l} \text{(disp + GBR)} \\ \rightarrow \text{sign extension} \rightarrow \text{R0} \end{array}$	11000100dddddddd	1	_
MOV.W	@(disp*,GBR),R0		11000101dddddddd	1	_
MOV.L	@(disp*,GBR),R0	$(\text{disp}\times \text{4 + GBR}) \rightarrow \text{R0}$	11000110dddddddd	1	_
MOV.B	R0,@(disp*,GBR)	$R0 \to (disp + GBR)$	11000000dddddddd	1	_
MOV.W	R0,@(disp*,GBR)	$\text{R0} \rightarrow (\text{disp} \times \text{2 + GBR})$	11000001dddddddd	1	_
MOV.L	R0,@(disp*,GBR)	$\text{R0} \rightarrow (\text{disp} \times \text{4 + GBR})$	11000010dddddddd	1	_

Note: * The assembler of Renesas Technology uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

Description: This instruction transfers the source operand to the destination. Byte, word, or longword can be specified as the data size, but the register is always R0. If the transfer data is byte-size, the 8-bit displacement is only zero-extended, so a range up to +255 bytes can be specified. If the transfer data is word-size, the 8-bit displacement is multiplied by two after zero-extension, enabling a range up to +510 bytes to be specified. With longword transfer data, the 8-bit displacement is multiplied by four after zero-extension, enabling a range up to +1020 bytes to be specified.

When the source operand is memory, the loaded data is sign-extended to longword before being stored in the register.

Notes: When loading, the destination register is always R0.

```
MOVBLG(int d) /* MOV.B @(disp,GBR),R0 */
{
    unsigned int disp;

    disp = (unsigned int)(0x0000000FF & d);
    R[0] = (int)Read_Byte(GBR+disp);
    if ((R[0]&0x80)==0) R[0] &= 0x0000000FF;
    else R[0] |= 0xFFFFFF00;
    PC += 2;
```

```
}
MOVWLG(int d) /* MOV.W @(disp,GBR),R0 */
        unsigned int disp;
        disp = (unsigned int)(0x000000FF & d);
        R[0] = (int)Read Word(GBR+(disp<<1));</pre>
        if ((R[0] \& 0x8000) == 0) R[0] &= 0x0000FFFF;
        else R[0] |= 0xFFFF0000;
        PC += 2;
}
MOVLLG(int d) /* MOV.L @(disp,GBR),R0 */
        unsigned int disp;
        disp = (unsigned int)(0x000000FF & d);
        R[0] = Read Long(GBR+(disp<<2));</pre>
        PC += 2;
MOVBSG(int d) /* MOV.B R0,@(disp,GBR) */
        unsigned int disp;
        disp = (unsigned int)(0x000000FF & d);
        Write Byte(GBR+disp,R[0]);
        PC += 2;
}
```

```
MOVWSG(int d) /* MOV.W R0,@(disp,GBR) */
{
        unsigned int disp;

        disp = (unsigned int)(0x000000FF & d);
        Write_Word(GBR+(disp<<1),R[0]);
        PC += 2;
}

MOVLSG(int d) /* MOV.L R0,@(disp,GBR) */
{
        unsigned int disp;

        disp = (unsigned int)(0x000000FF & (long)d);
        Write_Long(GBR+(disp<<2),R[0]);
        PC += 2;
}</pre>
```

```
MOV.L @ (2*, GBR), RO ; Before execution (GBR+8) = H'12345670 ; After execution R0 = H'12345670 
MOV.B RO,@ (1*, GBR) ; Before execution RO = H'FFFF7F80 ; After execution (GBR+1) = H'80
```

Note: * The assembler of Renesas Technology uses the value after scaling $(\times 1, \times 2, \text{ or } \times 4)$ as the displacement (disp).

- Data TLB multiple-hit exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error
- Initial page write exception (only write operation)



Format	Operation	Instruction Code	Cycle	T Bit
MOV.B R0,@(disp*,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	1	_
MOV.W R0,@(disp*,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	1	_
MOV.L Rm,@(disp*,Rn)	$Rm \rightarrow (disp \times 4 + Rn)$	0001nnnnmmmmdddd	1	_
MOV.B @(disp*,Rm),R0		10000100mmmmdddd	1	_
MOV.W @(disp*,Rm),R0	$(disp \times 2 + Rm) \rightarrow$ sign extension $\rightarrow R0$	10000101mmmmdddd	1	_

11.1.33 MOV (Move Structure Data): Data Transfer Instruction

MOV.L@(disp*,Rm),Rn $(disp \times 4 + Rm) \rightarrow Rn$

Note: * The assembler of Renesas Technology uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

0101nnnnmmmmdddd

Description: This instruction transfers the source operand to the destination. It is ideal for accessing data inside a structure or stack. Byte, word, or longword can be specified as the data size, but with byte or word data the register is always R0.

If the data is byte-size, the 4-bit displacement is only zero-extended, so a range up to +15 bytes can be specified. If the data is word-size, the 4-bit displacement is multiplied by two after zero-extension, enabling a range up to +30 bytes to be specified. With longword data, the 4-bit displacement is multiplied by four after zero-extension, enabling a range up to +60 bytes to be specified. If a memory operand cannot be reached, the previously described @(R0,Rn) mode must be used.

When the source operand is memory, the loaded data is sign-extended to longword before being stored in the register.

Notes: When loading byte or word data, the destination register is always R0. Therefore, if the following instruction attempts to reference R0, it is kept waiting until completion of the load instruction. This allows optimization by changing the order of instructions.

```
MOVBS4(long d, long n) /* MOV.B R0,@(disp,Rn) */
     long disp;
     disp = (0x0000000F & (long)d);
     Write_Byte(R[n]+disp,R[0]);
     PC += 2;
}
MOVWS4(long d, long n) /* MOV.W R0,@(disp,Rn) */
     long disp;
     disp = (0x0000000F & (long)d);
     Write Word(R[n]+(disp<<1),R[0]);</pre>
     PC += 2;
}
MOVLS4(long m, long d, long n) /* MOV.L Rm,@(disp,Rn) */
     long disp;
     disp = (0x0000000F & (long)d);
     Write\_Long(R[n] + (disp << 2), R[m]);
     PC += 2;
}
MOVBL4(long m, long d) /* MOV.B @(disp,Rm),R0 */
{
     long disp;
     disp = (0x0000000F & (long)d);
     R[0] = Read_Byte(R[m]+disp);
     if ((R[0]\&0x80)==0) R[0] &= 0x000000FF;
     else R[0] |= 0xFFFFFF00;
     PC += 2;
```

```
MOVWL4(long m, long d) /* MOV.W @(disp,Rm),R0 */
{
    long disp;

    disp = (0x0000000F & (long)d);
    R[0] = Read_Word(R[m]+(disp<<1));
    if ((R[0]&0x8000)==0) R[0] &= 0x0000FFFF;
    else R[0] |= 0xFFFF0000;
    PC += 2;
}

MOVLL4(long m, long d, long n) /* MOV.L @(disp,Rm),Rn */
{
    long disp;

    disp = (0x0000000F & (long)d);
    R[n] = Read_Long(R[m]+(disp<<2));
    PC += 2;
}</pre>
```

```
MOV.L @ (2*,R0), R1 ; Before execution (R0+8) = H'12345670
; After execution R1 = H'12345670
MOV.L R0, @ (H'F,R1) ; Before execution R0 = H'FFFF7F80
; After execution (R1+60) = H'FFFF7F80
```

Note: * The assembler of Renesas Technology uses the value after scaling $(\times 1, \times 2, \text{ or } \times 4)$ as the displacement (disp).

- Data TLB multiple-hit exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error
- Initial page write exception (only write operation)



11.1.34 MOVA (Move Effective Address): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MOVA	disp × 4 + PC &	11000111dddddddd	1	_
@(disp*,PC),R0	H'FFFFFFFC + 4 \rightarrow R0			

Note: * The assembler of Renesas Technology uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

Description: This instruction stores the source operand effective address in general register R0. The 8-bit displacement is multiplied by four after zero-extension. The PC value is the address of this instruction, but a value with the lower 2 bits adjusted to B'00 is used in address calculation.

Notes: If this instruction is executed in a delay slot, a slot illegal instruction exception will be generated.

Operation:

```
MOVA(int d) /* MOVA @(disp,PC),R0 */
{
         unsigned int disp;

         disp = (unsigned int)(0x000000FF & d);
         R[0] = (PC&0xFFFFFFFC) + 4 + (disp<<2);
         PC += 2;
}</pre>
```

Example:

```
Address .org H'1006

1006 MOVA STR*,R0 ;STR address \rightarrow R0

1008 MOV.B @R0,R1 ;R1 = "X" \leftarrow Position after adjustment of lower 2 bits of PC

100A ADD R4,R5

.align 4

100C STR:.sdata "XYZP12"
```

Note: * The assembler of Renesas Technology uses the value after scaling $(\times 1, \times 2, \text{ or } \times 4)$ as the displacement (disp).

Possible Exceptions:

• Slot illegal instruction exception



11.1.35 MOVCA.L (Move with Cache Block Allocation): Data Transfer Instruction

Format		Operation	Instruction Code	Cycle	T Bit
MOVCA.L	R0,@Rn	R0 → (Rn) (without fetching cache block)	0000nnnn11000011	1	_

Description: This instruction stores the contents of general register R0 in the memory location indicated by effective address Rn. This instruction differs from other store instructions as follows.

If write-back is selected for the accessed memory, and a cache miss occurs, the cache block will be allocated but an R0 data write will be performed to that cache block without performing a block read. Other contents in that cache block are undefined.

Notes: None

Operation:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

11.1.36 MOVCO (Move Conditional): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MOVCO.L R0,@Rn	$\begin{array}{c} LDST \to T \\ if \; (T{=}{=}1) \; R0 \to (Rn) \\ 0 \to LDST \end{array}$	0000nnnn01110011	1	LDST

Description: MOVCO is used in combination with MOVLI to realize an atomic read-modify-write operation in a single processor.

This instruction copies the value of the LDST flag, an internal status of the CPU, to the T bit. When the T bit is set to 1, the value of R0 is stored at the address in Rm. If the T bit is cleared to 0, the value is not stored at the address in Rm. Finally, the LDST flag is cleared to 0. Since the LDST flag is cleared by an instruction or exception, storage by the MOVCO instruction only proceeds when no interrupt or exception has occurred between the execution of the MOVLI and MOVCO instructions.

Notes: None

```
MOVCO(long n) /* MOVCO Rn,@Rn */
{
    T = LDST;
    if(T==1)
        Write_Long(R[n],R[0]);
    LDST = 0;
    PC += 2
}
```

Example:

Retry: MOVLI.L @Rn,R0 ; Atomic incrementation

ADD #1,R0 MOVCO.L R0,@Rn

BF Retry; Reexecute if an interrupt or other

exception occurs between the MOVLI and

MOVCO instructions

NOP

Possible Exceptions:

• Data TLB multiple-hit exception

- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

11.1.37 MOVLI (Move Linked): Data Transfer Instruction

Format		Operation	Instruction Code	Cycle	T Bit
MOVLI.L	@Rm,R0	$1 \rightarrow LDST$	0000nnnn01100011	1	_
		$(Rm) \to R0$			
		If an interrupt or exception has occurred			
		$0 \to LDST$			

Description: MOVLI is used in combination with MOVCO to realize an atomic read-modify-write operation in a single processor.

This instruction sets the LDST flag to 1 and reads the four bytes of data indicated by Rm into R0. If, however, an interrupt or exception occurs, LDST is cleared to 0.

Storage by the MOVCO instruction only proceeds when the instruction is executed after the LDST bit has been set by the MOVLI instruction and not cleared by an interrupt or other exception. When LDST has been cleared to 0, the MOVCO instruction clears the T bit and does not proceed with storage.

Notes: None

Operation:

```
MOVLINK(long m) /* MOVLI Rm,@Rn */
{
    LDST = 1;
    R[0] = Read_Long(R[m]);
    PC += 2
}
```

Example:

See the examples for the MOVCO instruction.

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.1.38 MOVT (Move T Bit): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MOVT Rn	$T \rightarrow Rn$	0000nnnn00101001	1	_

Description: This instruction stores the T bit in general register Rn. When T = 1, Rn = 1; when T = 0, Rn = 0.

Notes: None

Operation:

```
MOVT(long n) /* MOVT Rn */
{

    R[n] = (0x00000001 & SR);

    PC += 2;
}
```

11.1.39 MOVUA (Move Unaligned): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MOVUA.L @Rm,R0	$(Rm) \rightarrow R0$	0100nnnn10101001	2	_
	Load non-boundary-aligned data			
MOVUA.L @Rm+,R0	$(Rm) \rightarrow R0, Rm + 4 \rightarrow Rm$ Load non-boundary-aligned data	0100nnnn11101001	2	_

Description: This instruction loads the longword of data from the effective address indicated by the contents of Rm in memory to R0. The address is not restricted to longword boundaries address (4n); this instruction allows loading from non-longword-boundary addresses (4n + 1, 4n + 2, and 4n + 3). Data address error exceptions do not occur when access is to non-longword-boundary addresses (4n + 1, 4n + 2, and 4n + 3).

Notes: None

Operation:

```
MOVUAL(int m) /* MOVUA.L Rm,R0*/
{
    Read_Unaligned_Long(R0,R[m]);
    PC += 2;
}
MOVUALP(int m) /* MOVUA.L Rm+,R0*/
{
    Read_Unaligned_Long(R0,R[m]);
    if(m != 0) R[m] += 4;
    PC += 2;
}
```

Example:

MOVUA.L	@R1,R0	; Before execution	R1=H'00001001, R0=H'00000000
		; After execution	R0=(H'00001001)
MOVUA.L	@R1+,R0	; Before execution	R1=H'00001007, R0=H'00000000
		; After execution	R1=H'0000100B, R0=(H'00001007)
; Special	case in w	hich the source	operand is @RO
MOVUA.L	@R0,R0	; Before execution	R0=H'00001001
		; After execution	R0=(H'00001001)
MOVUA.L	@R0+,R0	; Before execution	R0=H'00001001
		; After execution	R0=(H'00001001)

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error (when the privileged area is accessed from user)

11.1.40 MUL.L (Multiply Long): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit
MUL.L	Rm,Rn	$Rn \times Rm \to MACL$	0000nnnnmmmm0111	2	_

Description: This instruction performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the lower 32 bits of the result in the MACL register. The contents of MACH are not changed.

Notes: None

Operation:

```
MULL(long m, long n) /* MUL.L Rm,Rn */
{
     MACL = R[n]*R[m];
     PC += 2;
}
```

```
MUL.L R0,R1 ;Before execution R0 = H'FFFFFFE, R1 = H'00005555 ;After execution MACL = H'FFF5556 
STS MACL,R0 ;Get operation result
```

11.1.41 MULS.W (Multiply as Signed Word): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
MULS.W Rm,Rn	Signed, $Rn \times Rm \rightarrow MACL$	0010nnnnmmmm1111	1	_

Description: This instruction performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The multiplication is performed as a signed arithmetic operation. The contents of MACH are not changed.

Notes: None

Operation:

```
MULS(long m, long n) /* MULS Rm,Rn */
{
    MACL = ((long)(short)R[n]*(long)(short)R[m]);
    PC += 2;
}
```

```
MULS.W R0,R1 ; Before execution R0 = H'FFFFFFF, R1 = H'00005555 ; After execution MACL = H'FFFF5556 STS MACL, R0 ; Get operation result
```

11.1.42 MULU.W (Multiply as Unsigned Word): Arithmetic Instruction

Format		Operation	Instruction Code	Cycle	T Bit
MULU.W	Rm,Rn	Unsigned, $Rn \times Rm \rightarrow MACL$	0010nnnnmmm1110	1	_

Description: This instruction performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The multiplication is performed as an unsigned arithmetic operation. The contents of MACH are not changed.

Notes: None

Operation:

```
MULU(long m, long n) /* MULU Rm,Rn */
{
    MACL = ((unsigned long)(unsigned short)R[n]*
    (unsigned long)(unsigned short)R[m];
    PC += 2;
}
```

```
MULU.W R0,R1 ; Before execution R0 = H'00000002, R1 = H'FFFFAAAA ; After execution MACL = H'00015554 STS MACL, R0 ; Get operation result
```

11.1.43 NEG (Negate): Arithmetic Instruction

Forma	at	Operation	Instruction Code	Cycle	T Bit
NEG	Rm,Rn	$0 - Rm \rightarrow Rn$	0110nnnnmmmm1011	1	_

Description: This instruction finds the two's complement of the contents of general register Rm and stores the result in Rn. That is, it subtracts Rm from 0 and stores the result in Rn.

Notes: None

Operation:

```
NEG(long m, long n) /* NEG Rm,Rn */
{
         R[n] = 0-R[m];
         PC += 2;
}
```

```
NEG R0, R1; Before execution R0 = H'00000001; After execution R1 = H'FFFFFFFF
```

11.1.44 NEGC (Negate with Carry): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
NEGC Rm, Rn	$0 - Rm - T \rightarrow Rn$, borrow $\rightarrow T$	0110nnnnmmmm1010	1	Borrow

Description: This instruction subtracts the contents of general register Rm and the T bit from 0 and stores the result in Rn. A borrow resulting from the operation is reflected in the T bit. The NEGC instruction is used for sign inversion of a value exceeding 32 bits.

Notes: None

Operation:

```
NEGC(long m, long n) /* NEGC Rm,Rn */
{
    unsigned long temp;

    temp = 0-R[m];
    R[n] = temp-T;
    if (0<temp) T = 1;
    else T = 0;
    if (temp<R[n]) T = 1;
    PC += 2;
}</pre>
```

```
CLRT ; Sign inversion of R0:R1 (64 bits)  \text{NEGC} \quad \text{R1,R1} \qquad ; \text{Before execution} \quad \text{R1 = H'00000001, T = 0} \\ ; \text{After execution} \quad \text{R1 = H'FFFFFFFF, T = 1} \\ \text{NEGC} \quad \text{R0,R0} \qquad ; \text{Before execution} \quad \text{R0 = H'000000000, T = 1} \\ ; \text{After execution} \quad \text{R0 = H'FFFFFFFFF, T = 1} \\
```

11.1.45 NOP (No Operation): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
NOP	No operation	000000000001001	1	_

Description: This instruction simply increments the program counter (PC), advancing the processing flow to execution of the next instruction.

Notes: None

Operation:

```
NOP() /* NOP */ {
            PC += 2;
```

Example:

NOP

; Time equivalent to one execution state elapses.

11.1.46 NOT (Not-logical Complement): Logical Instruction

Forma	it	Operation	Instruction Code	Cycle	T Bit
NOT	Rm,Rn	\sim Rm \rightarrow Rn	0110nnnnmmmm0111	1	_

Description: This instruction finds the one's complement of the contents of general register Rm and stores the result in Rn. That is, it inverts the Rm bits and stores the result in Rn.

Notes: None

Operation:

```
NOT(long m, long n) /* NOT Rm,Rn */
{
     R[n] = ~R[m];
     PC += 2;
}
```

```
NOT R0, R1 ; Before execution R0 = H'AAAAAAA
; After execution R1 = H'55555555
```

11.1.47 OCBI (Operand Cache Block Invalidate): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
OCBI @Rn	Operand cache block invalidation	0000nnnn10010011	1	_

Description: This instruction accesses data using the contents indicated by effective address Rn. In the case of a hit in the cache, the corresponding cache block is invalidated (the V bit is cleared to 0). If there is unwritten information (U bit = 1), write-back is not performed even if write-back mode is selected. No operation is performed in the case of a cache miss or an access to a non-cache area.

If upper 8 bits of effective address (Rn[31:24]) is H'F4, the operation is special, the operand cache line with way = Rn[14:13], entry = Rn[12:5] is invalidated (the bit number is with 32 KB, 4 way operand cache case).

Notes: In Rn, do not specify addresses in the ranges from H'F000 0000 to H'F3FF FFFF, and H'F500 0000 to H'FFFF FFFF.

Operation:

```
OCBI(int n) /* OCBI @Rn */
{
  invalidate_operand_cache_block(R[n]);
  PC += 2;
}
```

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception (write)
- Data TLB protection violation exception (write)
- Initial page write exception
- Data address error (write)

Note that the above exceptions are generated even if OCBI does not operate.



11.1.48 OCBP (Operand Cache Block Purge): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
OCBP @Rn	Writes back and invalidates operand cache block	0000nnnn10100011	1	_

Description: This instruction accesses data using the contents indicated by effective address Rn. If the cache is hit and there is unwritten information (U bit = 1), the corresponding cache block is written back to external memory and that block is invalidated (the V bit is cleared to 0). If there is no unwritten information (U bit = 0), the block is simply invalidated. No operation is performed in the case of a cache miss or an access to a non-cache area.

If upper 8 bits of effective address (Rn[31:24]) is H'F4, the operation is special, the operand cache line with way = Rn[14:13], entry = Rn[12:5] is purged (the bit number is with 32 KB, 4 way operand cache case).

Notes: In Rn, do not specify addresses in the ranges from H'F000 0000 to H'F3FF FFFF, and H'F500 0000 to H'FFFF FFFF.

Operation:

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception (read)
- Data TLB protection violation exception (read)
- Data address error (read)

Note that the above exceptions are generated even if OCBP does not operate.

11.1.49 OCBWB (Operand Cache Block Write Back): Data Transfer Instruction

Format		Operation	Instruction Code	Cycle	T Bit
OCBWB	@Rn	Writes back operand cache block	0000nnnn10110011	1	_

Description: This instruction accesses data using the contents indicated by effective address Rn. If the cache is hit and there is unwritten information (U bit = 1), the corresponding cache block is written back to external memory and that block is cleaned (the U bit is cleared to 0). In other cases (i.e. in the case of a cache miss or an access to a non-cache area, or if the block is already clean), no operation is performed.

If upper 8 bits of effective address (Rn[31:24]) is H'F4, the operation is special, the operand cache line with way = Rn[14:13], entry = Rn[12:5] is written back (the bit number is with 32 KB, 4 way operand cache case).

Notes: In Rn, do not specify addresses in the ranges from H'F000 0000 to H'F3FF FFFF, and H'F500 0000 to H'FFFF FFFF.

Operation:

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception (read)
- Data TLB protection violation exception (read)
- Data address error (read)

Note that the above exceptions are generated even if OCBWB does not operate.



11.1.50 OR (C	OR Logical)	: Logical	Instruction
---------------	-------------	-----------	-------------

Format	Operati	on	Instruction Code	Cycle	T Bit
OR Rm,Rn	Rn Rm	ı → Rn	0010nnnnmmmm1011	1	_
OR #imm,R	0 R0 im r	$n \rightarrow R0$	11001011iiiiiii	1	_
OR.B #imm,@	(R0,GBR) $(R0 + G)$ $\rightarrow (R0 + G)$	BR) imm - GBR)	110011111iiiiiii	3	_

Description: This instruction ORs the contents of general registers Rn and Rm and stores the result in Rn.

This instruction can be used to OR general register R0 contents with zero-extended 8-bit immediate data, or, in indexed GBR indirect addressing mode, to OR 8-bit memory with 8-bit immediate data.

Notes: None

Operation:

```
OR(long m, long n) /* OR Rm,Rn */
{
         R[n] |= R[m];
         PC += 2;
}

ORI(long i) /* OR #imm,R0 */
{
         R[0] |= (0x000000FF & (long)i);
         PC += 2;
}

ORM(long i) /* OR.B #imm,@(R0,GBR) */
{
        long temp;

        temp = (long)Read_Byte(GBR+R[0]);
        temp |= (0x000000FF & (long)i);
```

```
Write_Byte(GBR+R[0],temp);
PC += 2;
}
```

Example:

```
OR R0,R1 ; Before execution R0 = H'AAAA5555, R1 = H'55550000 ; After execution R1 = H'FFFF5555

OR #H'F0,R0 ; Before execution R0 = H'00000008 ; After execution R0 = H'000000F8

OR.B #H'50,@(R0,GBR) ; Before execution (R0,GBR) = H'A5 ; After execution (R0,GBR) = H'F5
```

Possible Exceptions: Exceptions may occur when OR.B instruction is executed.

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

Exceptions are checked taking a data access by this instruction as a byte load and a byte store.



11.1.51 PREF (Prefetch Data to Cache): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
PREF @Rn	 (Rn) → operand cache Prefetch into operand cache indicated by effective address Rn 	0000nnnn10000011	1	_

Description: This instruction reads a 32-byte data block starting at a 32-byte boundary into the operand cache. The lower 5 bits of the address specified by Rn are masked to zero.

This instruction does not generate data address error and MMU exceptions except data TLB multiple-hit exception. In the event of an error, the PREF instruction is treated as an NOP (no operation) instruction.

Notes: None

Operation:

```
PREF(int n) /* PREF @Rn */
{
         prefetch_instruction_cache_block(R[n]);
         PC += 2;
}
```

```
MOV.L #SOFT_PF, R1 ; R1 address is SOFT_PF
PREF @R1 ; Load SOFT_PF data into on-chip cache
```

.align 3	2
----------	---

SOFT_PF:	.data.l	H'12345678
	.data.l	H'9ABCDEF0
	.data.l	H'AAAA5555
	.data.l	H'5555AAAA
	.data.l	H'11111111
	.data.l	H'2222222
	.data.l	H'33333333
	.data.l	H'4444444

Possible Exceptions:

• Data TLB multiple-hit exception

11.1.52 PREFI (Prefetch Instruction Cache Block): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
PREFI @Rn	(Rn) → operand cache Prefetch into instruction cache indicated by logical address Rn	0000nnnn11010011	10	_

Description: This instruction reads a 32-byte block of data starting at a 32-byte boundary within the instruction cache. The lower 5 bits of the address specified by Rn are masked by zeroes.

This instruction does not generate data address error and MMU exceptions. In the event of an error, the PREFI instruction is treated as an NOP (no operation) instruction.

When the address to be prefetched is missing from UTLB or is protected, the PREFI instruction is treated as an NOP instruction and a TLB exception does not occur.

Notes: None

Operation:

```
PREFI(int n) /* PREFI @Rn*/
{
    prefetch_instruction_cache_block(R[n]);
    PC += 2;
}
```



Example:

MOVA WakeUp,R0; Wakeup address

PREFI @RO ; Prefetching of instructions to be

executed after release from the SLEEP state

SLEEP

:

WakeUp: ;VE

;VBR + H'600 for a wake-up sequence

NOP

This instruction is used, before the SLEEP command is issued, to prefetch instructions for execution on return from the SLEEP state.

Possible Exceptions:

• Slot illegal instruction exception



11.1.53 ROTCL (Rotate with Carry Left): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
ROTCL	Rn	$T \leftarrow Rn \leftarrow T$	0100nnnn00100100	1	MSB

Description: This instruction rotates the contents of general register Rn one bit to the left through the T bit, and stores the result in Rn. The bit rotated out of the operand is transferred to the T bit.



Notes: None

Operation:

```
ROTCL(long n) /* ROTCL Rn */
{
    long temp;

    if ((R[n] & 0x80000000)==0) temp=0;
    else temp = 1;
    R[n] <<= 1;
    if (T==1) R[n] |= 0x00000001;
    else R[n] &= 0xFFFFFFFE;
    if (temp==1) T = 1;
    else T = 0;
    PC += 2;
}</pre>
```

```
ROTCL R0 ; Before execution R0 = H'80000000, T = 0 ; After execution R0 = H'00000000, T = 1
```

11.1.54 ROTCR (Rotate with Carry Right): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
ROTCR	Rn	$T\toRn\toT$	0100nnnn00100101	1	LSB

Description: This instruction rotates the contents of general register Rn one bit to the right through the T bit, and stores the result in Rn. The bit rotated out of the operand is transferred to the T bit.



Notes: None

Operation:

```
ROTCR(long n) /* ROTCR Rn */
{
    long temp;


    if ((R[n] & 0x00000001)==0) temp = 0;
    else temp = 1;
    R[n] >>= 1;
    if (T==1) R[n] |= 0x80000000;
    else R[n] &= 0x7FFFFFFF;
    if (temp==1) T = 1;
    else T = 0;
    PC += 2;
}
```

```
ROTCR R0 ; Before execution R0 = H'00000001, T = 1; After execution R0 = H'80000000, T = 1
```

11.1.55 ROTL (Rotate Left): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
ROTL	Rn	$T \leftarrow Rn \leftarrow MSB$	0100nnnn00000100	1	MSB

Description: This instruction rotates the contents of general register Rn one bit to the left, and stores the result in Rn. The bit rotated out of the operand is transferred to the T bit.



Notes: None

Operation:


```
ROTL(long n)  /* ROTL Rn */
{
    if ((R[n]&0x80000000)==0) T = 0;
    else T = 1;
    R[n] <<= 1;
    if (T==1) R[n] |= 0x00000001;
    else R[n] &= 0xFFFFFFFE;
    PC += 2;
}</pre>
```

```
ROTL R0 ; Before execution R0 = H'80000000, T = 0 ; After execution R0 = H'00000001, T = 1
```

11.1.56 ROTR (Rotate Right): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
ROTR	Rn	$LSB \to Rn \to T$	0100nnnn00000101	1	LSB

Description: This instruction rotates the contents of general register Rn one bit to the right, and stores the result in Rn. The bit rotated out of the operand is transferred to the T bit.



Notes: None

Operation:

```
ROTR(long n) /* ROTR Rn */
{
    if ((R[n] & 0x00000001)==0) T = 0;
    else T = 1;
    R[n] >>= 1;
    if (T==1) R[n] |= 0x80000000;
    else R[n] &= 0x7FFFFFFF;
    PC += 2;
}
```

```
ROTR RO ; Before execution R0 = H'00000001, T = 0 ; After execution R0 = H'80000000, T = 1
```

11.1.57 RTE (Return from Exception): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
RTE	$SSR \to SR, SPC \!\!\to PC$	0000000000101011	4	_

Description: This instruction returns from an exception or interrupt handling routine by restoring the PC and SR values from SPC and SSR. Program execution continues from the address specified by the restored PC value.

RTE is a privileged instruction, and can only be used in privileged mode. Use of this instruction in user mode will cause an illegal instruction exception.

Notes: As this is a delayed branch instruction, the instruction following the RTE instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. An exception must not be generated by the instruction in this instruction's delay slot. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

If this instruction is located in the delay slot immediately following a delayed branch instruction, it is identified as a slot illegal instruction.

The SR value accessed by the instruction in the RTE delay slot is the value restored from SSR by the RTE instruction. The SR and MD values defined prior to RTE execution are used to fetch the instruction in the RTE delay slot.

Operation:

```
RTE() /* RTE */
{
    unsigned int temp;
    temp = PC;
    SR = SSR;
    PC = SPC;
    Delay_Slot(temp+2);
}
```

Example:

RTE ; Return to original routine.

ADD #8,R14 ; Executed before branch.

Note: In a delayed branch, the actual branch operation occurs after execution of the slot instruction, but instruction execution (register updating, etc.) is in fact performed in delayed branch instruction → delay slot instruction order. For example, even if the register holding the branch destination address is modified in the delay slot, the branch destination address will still be the register contents prior to the modification.

Possible Exceptions:

- General illegal instruction exception
- Slot illegal instruction exception

11.1.58 RTS (Return from Subroutine): Branch Instruction

Format	Operation	Instruction Code	Cycle	T Bit
RTS	$PR \to PC$	0000000000001011	1	_

Description: This instruction returns from a subroutine procedure by restoring the PC from PR. Processing continues from the address indicated by the restored PC value. This instruction can be used to return from a subroutine procedure called by a BSR or JSR instruction to the source of the call.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

The instruction that restores PR must be executed before the RTS instruction. This restore instruction cannot be in the RTS delay slot.

Operation:

```
RTS() /* RTS */
{
         unsigned int temp;

         temp = PC;
        PC = PR;
        Delay_Slot(temp+2);
}
```

Example:

	MOV.L	TABLE,R3	; R3 = TRGET address
	JSR	@R3	; Branch to TRGET.
	NOP		; NOP executed before branch.
	ADD	R0,R1	; \leftarrow Subroutine procedure return destination (PR contents)
TABLE:	.data.l	TRGET	; Jump table
TRGET:	VOM	R1,R0	$;\leftarrow$ Entry to procedure
	RTS		; PR contents \rightarrow PC
	MOV	#12,R0	; MOV executed before branch.

Possible Exceptions:

• Slot illegal instruction exception

11.1.59 SETS (Set S Bit): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SETS	$1 \rightarrow S$	0000000001011000	1	_

Description: This instruction sets the S bit to 1.

Notes: None

Operation:

```
SETS ; Before execution S = 0; After execution S = 1
```

11.1.60 SETT (Set T Bit): System Control Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SETT	$1 \rightarrow T$	000000000011000	1	1

Description: This instruction sets the T bit to 1.

Notes: None

Operation:

```
SETT() /* SETT */
{
          T = 1;
          PC += 2;
}
```

```
SETT ; Before execution T = 0; After execution T = 1
```


11.1.61 SHAD (Shift Arithmetic Dynamically): Shift Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SHAD Rm, Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [MSB \rightarrow Rn]	0100nnnnmmm1100	1	_

Description: This instruction arithmetically shifts the contents of general register Rn. General register Rm specifies the shift direction and the number of bits to be shifted.

Rn register contents are shifted to the left if the Rm register value is positive, and to the right if negative. In a shift to the right, the MSB is added at the upper end.

The number of bits to be shifted is specified by the lower 5 bits (bits 4 to 0) of the Rm register. If the value is negative (MSB = 1), the Rm register is represented as a two's complement. The left shift range is 0 to 31, and the right shift range, 1 to 32.



Notes: None

Operation:

```
SHAD(int m,n) /*SHAD Rm,Rn */
{
    int sgn = R[m] & 0x80000000;
    if (sgn==0)
        R[n] <<= (R[m] & 0x1F);
    else if ((R[m] & 0x1F) == 0) {
        if ((R[n] & 0x80000000) == 0)
            R[n] = 0;
        else
            R[n] = 0xFFFFFFFF;
    }
    else
        R[n] = (long)R[n] >> ((~R[m] & 0x1F)+1);
    PC += 2;
}
```


```
SHAD R1, R2 ; Before execution R1 = H'FFFFFEC, R2 = H'80180000 ; After execution R1 = H'FFFFFEC, R2 = H'FFFFF801 SHAD R3, R4 ; Before execution R3 = H'00000014, R4 = H'FFFFF801 ; After execution R3 = H'00000014, R4 = H'80100000
```

11.1.62 SHAL (Shift Arithmetic Left): Shift Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SHAL Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	1	MSB

Description:

This instruction arithmetically shifts the contents of general register Rn one bit to the left, and stores the result in Rn. The bit shifted out of the operand is transferred to the T bit.



Notes: None

Operation:

```
SHAL(long n) /* SHAL Rn (Same as SHLL) */
{
    if ((R[n]&0x80000000)==0) T = 0;
    else T = 1;
    R[n] <<= 1;
    PC += 2;
}</pre>
```

```
SHAL R0 ; Before execution R0 = H'80000001, T = 0 ; After execution R0 = H'00000002, T = 1
```

11.1.63 SHAR (Shift Arithmetic Right): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	1	LSB

Description:

This instruction arithmetically shifts the contents of general register Rn one bit to the right, and stores the result in Rn. The bit shifted out of the operand is transferred to the T bit.



Notes: None

Operation:

```
SHAR(long n) /* SHAR Rn */
{
    long temp;

    if ((R[n]&0x00000001)==0) T = 0;
    else T = 1;
    if ((R[n]&0x80000000)==0) temp = 0;
    else temp = 1;
    R[n] >>= 1;
    if (temp==1) R[n] |= 0x80000000;
    else R[n] &= 0x7FFFFFFF;
    PC += 2;
}
```

```
SHAR R0 ; Before execution R0 = H'80000001, T = 0
; After execution R0 = H'C0000000, T = 1
```


11.1.64 SHLD (Shift Logical Dynamically): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHLD	Rm, Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [0 \rightarrow Rn]	0100nnnmmmm1101	1	_

Description: This instruction logically shifts the contents of general register Rn. General register Rm specifies the shift direction and the number of bits to be shifted.

Rn register contents are shifted to the left if the Rm register value is positive, and to the right if negative. In a shift to the right, 0s are added at the upper end.

The number of bits to be shifted is specified by the lower 5 bits (bits 4 to 0) of the Rm register. If the value is negative (MSB = 1), the Rm register is represented as a two's complement. The left shift range is 0 to 31, and the right shift range, 1 to 32.



Notes: None

Operation:

```
SHLD R1, R2; Before execution R1 = H'FFFFFEC, R2 = H'80180000; After execution R1 = H'FFFFFEC, R2 = H'00000801

SHLD R3, R4; Before execution R3 = H'00000014, R4 = H'FFFFF801; After execution R3 = H'00000014, R4 = H'80100000
```

11.1.65 SHLL (Shift Logical Left): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	1	MSB

Description: This instruction logically shifts the contents of general register Rn one bit to the left, and stores the result in Rn. The bit shifted out of the operand is transferred to the T bit.



Notes: None

Operation:


```
SHLL(long n) /* SHLL Rn (Same as SHAL) */
{
   if ((R[n]&0x80000000)==0) T = 0;
   else T = 1;
   R[n] <<= 1;
   PC += 2;
}</pre>
```

```
SHLL R0 ; Before execution R0 = H'80000001, T = 0
; After execution R0 = H'00000002, T = 1
```

11.1.66 SHLLn (n bits Shift Logical Left): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHLL2	Rn	$Rn << 2 \rightarrow Rn$	0100nnnn00001000	1	_
SHLL8	Rn	$Rn{<<}8 \rightarrow Rn$	0100nnnn00011000	1	_
SHLL16	Rn	$Rn{<<}16 \rightarrow Rn$	0100nnnn00101000	1	_

Description: This instruction logically shifts the contents of general register Rn 2, 8, or 16 bits to the left, and stores the result in Rn. The bits shifted out of the operand are discarded.



Notes: None

Operation:

```
SHLL2(long n) /* SHLL2 Rn */
{
    R[n] <<= 2;
    PC += 2;
}

SHLL8(long n) /* SHLL8 Rn */
{
    R[n] <<= 8;
    PC += 2;
}

SHLL16(long n) /* SHLL16 Rn */
{
    R[n] <<= 16;
    PC += 2;
}</pre>
```

```
SHLL2 R0 ; Before execution R0 = H'12345678 ; After execution R0 = H'48D159E0 

SHLL8 R0 ; Before execution R0 = H'12345678 ; After execution R0 = H'34567800 

SHLL16 R0 ; Before execution R0 = H'12345678 

; After execution R0 = H'12345678 

; After execution R0 = H'56780000
```

11.1.67 SHLR (Shift Logical Right): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	1	LSB

Description: This instruction logically shifts the contents of general register Rn one bit to the right, and stores the result in Rn. The bit shifted out of the operand is transferred to the T bit.



Notes: None

Operation:


```
SHLR(long n)  /* SHLR Rn */
{
    if ((R[n] & 0x00000001)==0) T = 0;
    else T = 1;
    R[n] >>= 1;
    R[n] &= 0x7FFFFFFF;
    PC += 2;
}
```

```
SHLR R0 ; Before execution R0 = H'80000001, T = 0
; After execution R0 = H'40000000, T = 1
```

11.1.68 SHLRn (n bits Shift Logical Right): Shift Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SHLR2	Rn	$Rn>>2 \rightarrow Rn$	0100nnnn00001001	1	_
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	1	_
SHLR16	Rn	$Rn{>>}16 \to Rn$	0100nnnn00101001	1	_

Description: This instruction logically shifts the contents of general register Rn 2, 8, or 16 bits to the right, and stores the result in Rn. The bits shifted out of the operand are discarded.



Notes: None

Operation:

```
SHLR2(long n)
                      /* SHLR2 Rn */
    R[n] >>= 2;
    R[n] &= 0x3FFFFFFF;
    PC += 2;
}
                     /* SHLR8 Rn */
SHLR8 (long n)
    R[n] >>= 8;
    R[n] &= 0x00FFFFFF;
    PC += 2;
}
SHLR16(long n) /* SHLR16 Rn */
{
    R[n] >>= 16;
    R[n] \&= 0x0000FFFF;
    PC += 2;
}
```

```
      SHLR2
      R0
      ; Before execution
      R0 = H'12345678

      ; After execution
      R0 = H'048D159E

      SHLR8
      R0
      ; Before execution
      R0 = H'12345678

      ; After execution
      R0 = H'00123456

      SHLR16
      R0
      ; Before execution
      R0 = H'12345678

      ; After execution
      R0 = H'00001234
```

11.1.69 SLEEP (Sleep): System Control Instruction (Privileged Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
SLEEP	Sleep or standby	000000000011011	Undefined	

Description: This instruction places the CPU in the power-down state.

In power-down mode, the CPU retains its internal state, but immediately stops executing instructions and waits for an interrupt request. When it receives an interrupt request, the CPU exits the power-down state.

SLEEP is a privileged instruction, and can only be used in privileged mode. Use of this instruction in user mode will cause an illegal instruction exception.

Notes: SLEEP performance depends on the standby control register (STBCR). See Power-Down Modes in the product's hardware manual, for details.

Operation:

```
SLEEP( ) /* SLEEP */
{
    Sleep_standby();
}
```

Example:

SLEEP

; Transition to power-down mode

Possible Exceptions:

- General illegal instruction exception
- Slot illegal instruction exception

11.1.70 STC (Store Control Register): System Control Instruction (Privileged Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
STC GBR, Rn	$GBR \to Rn$	0000nnnn00010010	1	_
STC VBR, Rn	$VBR \to Rn$	0000nnnn00100010	1	_
STC SSR, Rn	$SSR \to Rn$	0000nnnn00110010	1	_
STC SPC, Rn	$SPC \to Rn$	0000nnnn01000010	1	_
STC SGR, Rn	$SGR \to Rn$	0000nnnn00111010	1	_
STC DBR, Rn	$DBR \to Rn$	0000nnnn11111010	1	_
STC RO_BANK, Rn	$R0_BANK \to Rn$	0000nnnn10000010	1	_
STC R1_BANK, Rn	$R1_BANK \to Rn$	0000nnnn10010010	1	_
STC R2_BANK, Rn	$R2_BANK \to Rn$	0000nnnn10100010	1	_
STC R3_BANK, Rn	$R3_BANK \to Rn$	0000nnnn10110010	1	_
STC R4_BANK, Rn	$R4_BANK \to Rn$	0000nnnn11000010	1	_
STC R5_BANK, Rn	$R5_BANK \to Rn$	0000nnnn11010010	1	_
STC R6_BANK, Rn	$R6_BANK \to Rn$	0000nnnn11100010	1	_
STC R7_BANK, Rn	$R7_BANK \to Rn$	0000nnnn11110010	1	_
STC.L GBR, @-Rn	$Rn\text{-}4\toRn,GBR\to(Rn)$	0100nnnn00010011	1	_
STC.L VBR, @-Rn	$Rn\text{-}4 \to Rn, VBR \to (Rn)$	0100nnnn00100011	1	_
STC.L SSR, @-Rn	$Rn\text{-}4 \to Rn, SSR \to (Rn)$	0100nnnn00110011	1	_
STC.L SPC, @-Rn	$Rn\text{-}4 \to Rn, SPC \to (Rn)$	0100nnnn01000011	1	_
STC.L SGR, @-Rn	$Rn\text{-}4 \to Rn, SGR \to (Rn)$	0100nnnn00110010	1	_
STC.L DBR, @-Rn	$Rn\text{-}4 \to Rn, DBR \to (Rn)$	0100nnnn11110010	1	_
STC.L RO_BANK, @-Rn	$Rn\text{-}4 \to Rn,\ R0_BANK \to (Rn)$	0100nnnn10000011	1	_
STC.L R1_BANK, @-Rn	$Rn\text{-}4 \to Rn, \ R1_BANK \to (Rn)$	0100nnnn10010011	1	_
STC.L R2_BANK, @-Rn	$Rn\text{-}4 \to Rn, R2_BANK \to (Rn)$	0100nnnn10100011	1	_
STC.L R3_BANK, @-Rn	$Rn\text{-}4 \to Rn, \ R3_BANK \to (Rn)$	0100nnnn10110011	1	_
STC.L R4_BANK, @-Rn	$Rn\text{-}4 \to Rn, R4_BANK \to (Rn)$	0100nnnn11000011	1	_
STC.L R5_BANK, @-Rn	$Rn\text{-}4 \to Rn, \ R5_BANK \to (Rn)$	0100nnnn11010011	1	_
STC.L R6_BANK, @-Rn	$Rn\text{-}4 \to Rn, \ R6_BANK \to (Rn)$	0100nnnn11100011	1	_
STC.L R7_BANK, @-Rn	$Rn-4 \rightarrow Rn, R7_BANK \rightarrow (Rn)$	0100nnnn11110011	1	

Description: This instruction stores control register GBR, VBR, SSR, SPC, SGR, DBR or Rm_BANK (m = 0-7) in the destination.

Rm_BANK operands are specified by the RB bit of the SR register: when the RB bit is 1 Rm_BANK0 is accessed, when the RB bit is 0 Rm_BANK1 is accessed.

Notes: STC/STC.L can only be used in privileged mode excepting STC GBR, Rn/STC.L GBR, @-Rn. Use of these instructions in user mode will cause illegal instruction exceptions.

```
STCGBR(int n)
               /* STC GBR,Rn */
     {
         R[n] = GBR;
         PC += 2;
                  /* STC VBR,Rn : Privileged */
STCVBR(int n)
         R[n] = VBR;
         PC += 2;
STCSSR(int n)
                  /* STC SSR,Rn : Privileged */
     {
         R[n] = SSR;
         PC += 2;
STCSPC(int n)
                /* STC SPC,Rn : Privileged */
     {
         R[n] = SPC;
         PC += 2:
     }
STCSGR(int n)
                /* STC SGR, Rn : Privileged */
         R[n] = SGR;
```

```
PC += 2;
     }
STCDBR(int n)
                 /* STC DBR,Rn : Privileged */
         R[n] = DBR;
         PC += 2;
     }
STCRm BANK(int n)
                     /* STC Rm BANK, Rn : Privileged */
                     /* m=0-7 */
     {
         R[n] = Rm BANK;
         PC += 2;
     }
STCMGBR(int n) /* STC.L GBR,@-Rn */
         R[n] -= 4;
         Write_Long(R[n],GBR);
         PC += 2;
     }
STCMVBR(int n) /* STC.L VBR,@-Rn : Privileged */
     {
         R[n] -= 4;
         Write_Long(R[n], VBR);
         PC += 2;
     }
STCMSSR(int n)
                 /* STC.L SSR,@-Rn : Privileged */
         R[n] = 4;
         Write Long(R[n],SSR);
         PC += 2;
     }
```

```
STCMSPC(int n) /* STC.L SPC,@-Rn : Privileged */
     {
        R[n] -= 4;
        Write Long(R[n],SPC);
         PC += 2;
     }
STCMSGR(int n) /* STC.L SGR,@-Rn : Privileged */
     {
        R[n] -= 4;
        Write_Long(R[n],SGR);
        PC += 2;
     }
STCMDBR(int n) /* STC.L DBR,@-Rn : Privileged */
        R[n] = 4;
        Write_Long(R[n],DBR);
        PC += 2;
     }
STCMRm BANK(int n)
                     /* STC.L Rm BANK,@-Rn : Privileged */
                      /* m=0-7 */
     {
        R[n] -= 4;
        Write Long(R[n], Rm BANK);
         PC += 2;
     }
```

Possible Exceptions:

- Data TLB multiple-hit exception
- General illegal instruction exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error



11.1.71 STS (Store System Register): System Control Instruction

Format		Operation	Instruction Code	Cycle	T Bit
STS	MACH,Rn	$MACH \to Rn$	0000nnnn00001010	1	_
STS	MACL,Rn	$MACL \to Rn$	0000nnnn00011010	1	_
STS	PR,Rn	$PR \to Rn$	0000nnnn00101010	1	_
STS.	L MACH,@-Rn	$\text{Rn - 4} \rightarrow \text{Rn, MACH} \rightarrow \text{(Rn)}$	0100nnnn00000010	1	_
STS.	L MACL,@-Rn	$Rn \text{ - } 4 \rightarrow Rn, MACL \rightarrow (Rn)$	0100nnnn00010010	1	_
STS.	L PR,@-Rn	$Rn \text{ - } 4 \rightarrow Rn, PR \rightarrow (Rn)$	0100nnnn00100010	1	_

Description: This instruction stores system register MACH, MACL, or PR in the destination.

Notes: None

Example:

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error



11.1.72 SUB (Subtract Binary): Arithmetic Instruction

Forma	at	Operation	Instruction Code	Cycle	T Bit
SUB	Rm,Rn	$Rn ext{ - } Rm o Rn$	0011nnnnmmmm1000	1	_

Description: This instruction subtracts the contents of general register Rm from the contents of general register Rn and stores the result in Rn. For immediate data subtraction, ADD #imm,Rn should be used.

Notes: None

Operation:

```
SUB(long m, long n) /* SUB Rm,Rn */
{
    R[n] -= R[m];
    PC += 2;
}
```

```
SUB R0, R1 ; Before execution R0 = H'00000001, R1 = H'80000000; After execution R1 = H'7FFFFFFF
```

11.1.73 SUBC (Subtract with Carry): Arithmetic Instruction

Format	İ	Operation	Instruction Code	Cycle	T Bit
SUBC	Rm,Rn	$\begin{array}{l} \text{Rn - Rm-T} \rightarrow \text{Rn, borrow} \\ \rightarrow \text{T} \end{array}$	0011nnnnmmmm1010	1	Borrow

Description: This instruction subtracts the contents of general register Rm and the T bit from the contents of general register Rn, and stores the result in Rn. A borrow resulting from the operation is reflected in the T bit. This instruction is used for subtractions exceeding 32 bits.

Notes: None

Operation:

```
SUBC(long m, long n) /* SUBC Rm,Rn */
{
    unsigned long tmp0,tmp1;

    tmp1 = R[n] - R[m];
    tmp0 = R[n];
    R[n] = tmp1 - T;
    if (tmp0<tmp1) T = 1;
    else T = 0;
    if (tmp1<R[n]) T = 1;
    PC += 2;
}</pre>
```

11.1.74 SUBV (Subtract with (V flag) Underflow Check): Arithmetic Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SUBV Rm,Rn	$\begin{array}{l} \text{Rn - Rm} \rightarrow \text{Rn, underflow} \\ \rightarrow \text{T} \end{array}$	0011nnnnmmmm1011	1	Underflow

Description: This instruction subtracts the contents of general register Rm from the contents of general register Rn, and stores the result in Rn. If underflow occurs, the T bit is set.

Notes: None

```
SUBV(long m, long n) /* SUBV Rm,Rn */
{
     long dest, src, ans;
     if ((long)R[n] >= 0) dest = 0;
     else dest = 1;
     if ((long)R[m] >= 0) src = 0;
     else src = 1;
     src += dest;
     R[n] -= R[m];
     if ((long)R[n] >= 0) ans = 0;
     else ans = 1;
     ans += dest;
     if (src==1) {
          if (ans==1) T = 1;
          else T = 0;
     else T = 0;
     PC += 2;
}
```

Example:

SUBV	R0,R1	; Before execution	R0 = H'00000002, R1 = H'80000001

; After execution
$$R1 = H'7FFFFFFF, T = 1$$

; After execution R3 = H'80000000, T = 1

11.1.75 SWAP (Swap Register Halves): Data Transfer Instruction

Format		Operation	Instruction Code	Cycle	T Bit
SWAP.B	Rm,Rn	$Rm \rightarrow lower-2$ -byte upper/ $lower$ -byte swap $\rightarrow Rn$	0110nnnnmmmm1000	1	_
SWAP.W	Rm,Rn	$\begin{array}{l} Rm \rightarrow upper\text{-/lower-word} \\ swap \rightarrow Rn \end{array}$	0110nnnnmmmm1001	1	

Description: This instruction swaps the upper and lower parts of the contents of general register Rm, and stores the result in Rn.

In the case of a byte specification, the 8 bits from bit 15 to bit 8 of Rm are swapped with the 8 bits from bit 7 to bit 0. The upper 16 bits of Rm are transferred directly to the upper 16 bits of Rn.

In the case of a word specification, the 16 bits from bit 31 to bit 16 of Rm are swapped with the 16 bits from bit 15 to bit 0.

Notes: None

```
temp = (R[m]>>16)&0x0000FFFF;
R[n] = R[m]<<16;
R[n] |= temp;
PC += 2;
}</pre>
```

```
SWAP.B R0,R1 ; Before execution R0 = H'12345678 ; After execution R1 = H'12347856 

SWAP.W R0,R1 ; Before execution R0 = H'12345678 

; After execution R1 = H'56781234
```



11.1.76 SYNCO (Synchronize Data Operation): Data Transfer Instruction

Format	Operation	Instruction Code	Cycle	T Bit
SYNCO	Data accesses invoked by the following instructions are not executed until execution of data accesses which precede this instruction has been completed.	0000000010101011	Undefined	_

Description: This instruction is used to synchronize data operations. When this instruction is executed, the subsequent data accesses are not executed until the execution of all preceding bus accesses has been completed.

Notes: The SYNCO instruction can not guarantee the ordering of receipt timing which is notified by the memory-mapped peripheral resources through the method except bus when the register is changed by bus accesses. Refer to the description of each registers to guarantee this ordering.

Operation:

```
SYNCO /* SYNCO*/
{
    synchronize_data_operaiton();
    PC += 2;
}
```

- 1. Ordering access to memory areas which are shared with other memory users
- 2. Flushing all write buffers
- 3. Stopping memory-access operations from merging and becoming ineffective
- 4. Waiting for the completion of cache-control instructions

11.1.77 TA	S (Test A)	nd Set): Log	ical Instruction
------------	------------	--------------	------------------

Format Operation		Instruction Code	Cycle	T Bit	
TAS.B	@Rn	If (Rn) = 0, 1 \rightarrow T, else 0 \rightarrow T	0100nnnn00011011	4	Test result
		$1 \rightarrow MSB$ of (Rn)			

Description: This instruction purges the cache block corresponding to the memory area specified by the contents of general register Rn, reads the byte data indicated by that address, and sets the T bit to 1 if that data is zero, or clears the T bit to 0 if the data is nonzero. The instruction then sets bit 7 to 1 and writes to the same address. The bus is not released during this period.

The purge operation is executed as follows.

In a purge operation, data is accessed using the contents of general register Rn as the effective address. If there is a cache hit and the corresponding cache block is dirty (U bit = 1), the contents of that cache block are written back to external memory, and the cache block is then invalidated (by clearing the V bit to 0). If there is a cache hit and the corresponding cache block is clean (U bit = 0), the cache block is simply invalidated (by clearing the V bit to 0). A purge is not executed in the event of a cache miss, or if the accessed memory location is non-cacheable.

The two TAS.B memory accesses are executed automatically. Another memory access is not executed between the two TAS.B accesses.

Notes: None

```
TAS(int n) /* TAS.B @Rn */
{
    int temp;

    temp = (int)Read_Byte(R[n]); /* Bus Lock */
    if (temp==0) T = 1;
    else T = 0;
    temp |= 0x00000080;
    Write_Byte(R[n],temp); /* Bus unlock */
    PC += 2;
}
```

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

Exceptions are checked taking a data access by this instruction as a byte load and a byte store.

11.1.78 TRAPA (Trap Always): System Control Instruction

Format		Operation	Instruction Code	Cycle	T Bit
TRAPA	#imm	$\begin{array}{l} \text{Imm} <\!\!<\!\!2 \rightarrow \text{TRA, PC} + 2 \rightarrow\\ \text{SPC, SR} \rightarrow \text{SSR, R15} \rightarrow \text{SGR}\\ 1 \rightarrow \text{SR.MD/BL/RB,}\\ \text{H'160} \rightarrow \text{EXPEVT,}\\ \text{VBR} + \text{H'000001100} \rightarrow \text{PC} \end{array}$	11000011iiiiiii	13	_

Description: This instruction starts trap exception handling. The values of (PC + 2), SR, and R15 are saved to SPC, SSR and SGR, and 8-bit immediate data is stored in the TRA register (bits 9 to 2). The processor mode is switched to privileged mode (the MD bit in SR is set to 1), and the BL bit and RB bit in SR are set to 1. As a result, exception and interrupt requests are masked (not accepted), and the BANK1 registers (R0_BANK1 to R7_BANK1) are selected. Exception code H'160 is written to the EXPEVT register (bits 11 to 0). The program branches to address (VBR + H'00000100), indicated by the sum of the VBR register contents and offset H'00000100.

Notes: None

```
TRAPA(int i) /* TRAPA #imm */
    {
      int imm;

      imm = (0x000000FF & i);
      TRA = imm<<2;
      SSR = SR;
      SPC = PC+2;
      SGR = R15;
      SR.MD = 1;
      SR.BL = 1;
      SR.RB=1;
      EXPEVT = 0x00000160;
      PC = VBR + 0x00000100;
}</pre>
```

Possible Exceptions:

- Unconditional trap
- Slot illegal instruction exception

11.1.79 TST (Test Logical): Logical Instruction

Forma	at	Operation	Instruction Code	Cycle	T Bit
TST	Rm,Rn	Rn & Rm; if result is 0, $1 \rightarrow T$, else $0 \rightarrow T$	0010nnnnmmmm1000	1	Test result
TST	#imm,R0	R0 & imm; if result is 0, $1 \rightarrow T$, else $0 \rightarrow T$	11001000iiiiiiii	1	Test result
TST.E	3 #imm,@(R0,GBR)	(R0 + GBR) & imm; if result is 0, 1 \rightarrow T, else 0 \rightarrow T	11001100iiiiiiii	3	Test result

Description: This instruction ANDs the contents of general registers Rn and Rm, and sets the T bit if the result is zero. If the result is nonzero, the T bit is cleared. The contents of Rn are not changed.

This instruction can be used to AND general register R0 contents with zero-extended 8-bit immediate data, or, in indexed GBR indirect addressing mode, to AND 8-bit memory with 8-bit immediate data. The contents of R0 or the memory are not changed.

Notes: None

```
TST(long m, long n) /* TST Rm,Rn */
{
    if ((R[n]&R[m])==0) T = 1;
    else T = 0;
    PC += 2;
}

TSTI(long i) /* TST #imm,R0 */
{
    long temp;

    temp = R[0]&(0x000000FF & (long)i);
    if (temp==0) T = 1;
    else T = 0;
    PC += 2;
```

```
TSTM(long i) /* TST.B #imm,@(R0,GBR) */
{
    long temp;

    temp = (long)Read_Byte(GBR+R[0]);
    temp &= (0x000000FF & (long)i);
    if (temp==0) T = 1;
    else T = 0;
    PC += 2;
}
```

Example:

Possible Exceptions: Exceptions may occur when TST.B instruction is executed.

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

Exceptions are checked taking a data access by this instruction as a byte load and a byte store.

11.1.80 XOR (Exclusive OR Logical): Logical Instruction

Format		Operation	Instruction Code	Cycle	T Bit
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010	1	_
XOR	#imm,R0	R0 ^ imm \rightarrow R0	11001010iiiiiii	1	_
XOR.B	#imm,@(R0,GBR)	$\begin{array}{l} (\text{R0 + GBR})^{\wedge}\text{imm} \rightarrow \\ (\text{R0 + GBR}) \end{array}$	11001110iiiiiiii	3	_

Description: This instruction exclusively ORs the contents of general registers Rn and Rm, and stores the result in Rn.

This instruction can be used to exclusively OR register R0 contents with zero-extended 8-bit immediate data, or, in indexed GBR indirect addressing mode, to exclusively OR 8-bit memory with 8-bit immediate data.

Notes: None

```
XOR(long m, long n) /* XOR Rm,Rn */
{
    R[n] ^= R[m];
    PC += 2;
}

XORI(long i) /* XOR #imm,R0 */
{
    R[0] ^= (0x0000000FF & (long)i);
    PC += 2;
}

XORM(long i) /* XOR.B #imm,@(R0,GBR) */
{
    int temp;

    temp = (long)Read_Byte(GBR+R[0]);
    temp ^= (0x000000FF & (long)i);
    Write_Byte(GBR+R[0],temp);
    PC += 2;
```

}

Example:

Possible Exceptions: Exceptions may occur when XOR.B instruction is executed.


- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error

Exceptions are checked taking a data access by this instruction as a byte load and a byte store.

11.1.81 XTRCT (Extract): Data Transfer Instruction

Format Operation		Instruction Code	Cycle	T Bit	
XTRCT	Rm,Rn	Middle 32 bits of Rm:Rn \rightarrow Rn	0010nnnnmmmm1101	1	_

Description: This instruction extracts the middle 32 bits from the 64-bit contents of linked general registers Rm and Rn, and stores the result in Rn.



Notes: None

Operation:

```
XTRCT R0, R1 ; Before execution R0 = H'01234567, R1 = H'89ABCDEF; After execution R1 = H'456789AB
```

11.2 CPU Instructions (FPU Related)

Of the SH-4A CPU's instructions, those which support the FPU and those which differ in function from instructions of the SH4AL-DSP are described in this section.

11.2.1 BSR (Branch to Subroutine): Branch Instruction (Delayed Branch Instruction)

Format Operation		Instruction Code	Cycle	T Bit
BSR label	$PC+4 \rightarrow PR$, $PC+4+disp\times2 \rightarrow PC$	1011ddddddddddd	1	_

Description: This instruction branches to address (PC + 4 + displacement \times 2), and stores address (PC + 4) in PR. The PC source value is the BSR instruction address. As the 12-bit displacement is multiplied by two after sign-extension, the branch destination can be located in the range from – 4096 to +4094 bytes from the BSR instruction. If the branch destination cannot be reached, this branch can be performed with a JSR instruction.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

Operation:

Example

```
BSR
                          ; Branch to TRGET.
           TRGET
     MOV R3,R4
                          ; MOV executed before branch.
     ADD R0,R1
                          ; Subroutine procedure return destination (contents of PR)
TRGET:
                          ; ← Entry to procedure
    MOV
           R2, R3
     RTS
                          ; Return to above ADD instruction.
           #1,R0
                          ; MOV executed before branch.
     VOM
```

Possible Exceptions:

• Slot illegal instruction exception

11.2.2 BSRF (Branch to Subroutine Far): Branch Instruction (Delayed Branch Instruction)

Format	Operation	Instruction Code		T Bit
BSRF Rn	$PC+4 \rightarrow PR$, $PC+4+Rn \rightarrow PC$	0000nnnn00000011	1	_

Description: This instruction branches to address (PC + 4 + Rn), and stores address (PC + 4) in PR. The PC source value is the BSRF instruction address. The branch destination address is the result of adding the 32-bit contents of general register Rn to PC + 4.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

Example:

```
; Set displacement.
  MOV.L
           #(TRGET-BSRF PC),R0
                                     ; Branch to TRGET.
  BSRF
           R0
                                      ; MOV executed before branch.
  MOV
           R3,R4
BSRF PC:
  ADD
           R0,R1
                                     ;
TRGET:
                                      ; ← Entry to procedure
  VOM
           R2,R3
                                      ; Return to above ADD instruction.
  RTS
  MOV
           #1,R0
                                      ; MOV executed before branch.
```

Possible Exceptions:

• Slot illegal instruction exception

11.2.3 JSR (Jump to Subroutine): Branch Instruction (Delayed Branch Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
JSR @Rn	$PC+4 \rightarrow PR, Rn \rightarrow PC$	0100nnnn00001011	1	_

Description: This instruction makes a delayed branch to the subroutine procedure at the specified address after execution of the following instruction. Return address (PC + 4) is saved in PR, and a branch is made to the address indicated by general register Rn. JSR is used in combination with RTS for subroutine procedure calls.

Notes: As this is a delayed branch instruction, the instruction following this instruction is executed before the branch destination instruction.

Interrupts are not accepted between this instruction and the following instruction. If the following instruction is a branch instruction, it is identified as a slot illegal instruction.

```
JSR(int n)/* JSR @Rn */
{
    unsigned int temp;

temp = PC;
    PR = PC + 4;
    PC = R[n];
    Delay_Slot(temp+2);
}
```

Example:

	MOV.L	JSR_TABLE,R	; $R0 = TRGET$ address
	JSR	@R0	; Branch to TRGET.
	XOR	R1,R1	; XOR executed before branch.
	ADD	R0,R1	; \leftarrow Procedure return destination (PR
contents)			
	.align	4	
JSR_TABLE:	.data.l	TRGET	; Jump table
TRGET:	NOP		$;\leftarrow$ Entry to procedure
	MOV	R2,R3	;
	RTS		; Return to above ADD instruction.
	MOV	#70,R1	; MOV executed before RTS.

Possible Exceptions:

• Slot illegal instruction exception

11.2.4 LDC (Load to Control Register): System Control Instruction (Privileged Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
LDC Rm, SR	$Rm \to SR$	0100mmmm00001110	4	LSB
LDC.L @Rm+,SR	$(Rm) \rightarrow SR, Rm{+}4 \rightarrow Rm$	0100mmmm00000111	4	LSB

Description: This instruction stores the source operand in the control register SR.

Notes: This instruction is only usable in privileged mode. Issuing this instruction in user mode will cause an illegal instruction exception.

Operation:

Possible exception:

- Data TLB multiple-hit exception
- General illegal instruction exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.2.5 LDS (Load to FPU System register): System Control Instruction

Format	Operation Instruction Code		Cycle	T Bit
LDS Rm, FPUL	$Rm \to FPUL$	0100mmmm01011010	1	_
LDS.L @Rm+,FPUL	$(Rm) \rightarrow FPUL, Rm + 4$ $\rightarrow Rm$	0100mmmm01010110	1	_
LDS Rm, FPSCR	$Rm \to FPSCR$	0100mmmm01101010	1	_
LDS.L @Rm+,FPSCR	$\begin{array}{l} (Rm) \rightarrow FPSCR, Rm + 4 \\ \rightarrow Rm \end{array}$	0100mmmm01100110	1	_

Description: This instruction loads the source operand into FPU system registers FPUL and FPSCR.

Notes: None

```
#define FPSCR MASK 0x003FFFFF
LDSFPUL(int m, int *FPUL)
                               /* LDS Rm, FPUL */
{
    *FPUL = R[m];
    PC += 2;
}
LDSMFPUL(int m, int *FPUL)
                             /* LDS.L @Rm+,FPUL */
    *FPUL = Read Long(R[m]);
    R[m] += 4;
    PC += 2;
                      /* LDS Rm, FPSCR */
LDSFPSCR(int m)
    FPSCR = R[m] & FPSCR MASK;
    PC += 2;
}
```

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception
- Data TLB protection violation exception
- Data address error

11.2.6 STC (Store Control Register): System Control Instruction (Privileged Instruction)

Format	Operation	Instruction Code	Cycle	T Bit
STC SR,Rn	$SR \to Rn$	0000nnnn00000010	1	_
STC.L SR,@-Rn	$Rn \text{ - 4} \to \! Rn, SR \to (Rn)$	0100nnnn00000011	1	_

Description: This instruction stores the control register SR in the destination.

Notes: STC can only be used in privileged mode. Use of this instruction in user mode will cause illegal instruction exception.

Operation:

Possible exceptions:

- Data TLB multiple-hit exception
- General illegal instruction exception
- Slot illegal instruction exception
- Data TLB miss exception
- Data TLB protection violation exception
- Initial page write exception
- Data address error



11.2.7 STS (Store from FPU System Register): System Control Instruction

Format		Operation	Instruction Code	Cycle	T Bit
STS	FPUL,Rn	$FPUL \to Rn$	0000nnnn01011010	1	_
STS	FPSCR,Rn	$FPSCR \to Rn$	0000nnnn01101010	1	_
STS.L	FPUL,@-Rn	$Rn\text{-}4 \to Rn\text{, }FPUL \to (Rn)$	0100nnnn01010010	1	_
STS.L	FPSCR,@-Rn	$Rn\text{-}4 \to Rn\text{, FPSCR} \to (Rn)$	0100nnnn01100010	1	_

Description: This instruction stores FPU system register FPUL or FPSCR in the destination.

Notes: None

```
STSFPUL(int n, int *FPUL)
                                  /* STS FPUL, Rn */
    R[n] = *FPUL;
    PC += 2;
STSMFPUL(int n, int *FPUL) /* STS.L FPUL,@-Rn */
    R[n] -= 4;
    Write_Long(R[n],*FPUL) ;
    PC += 2;
STSFPSCR(int n)
                       /* STS FPSCR,Rn */
{
    R[n] = FPSCR \& 0x003FFFFF;
    PC += 2;
STSMFPSCR(int n) /* STS.L FPSCR,@-Rn */
    R[n] -= 4;
    Write Long(R[n],FPSCR & 0x003FFFFF)
    PC += 2;
}
```

Examples:

• STS

```
Example 1:
```

MOV.L #H'12ABCDEF, R12

LDS R12, FPUL STS FPUL, R13

; After executing the STS instruction:

; R13 = 12ABCDEF

Example 2:

STS FPSCR, R2

; After executing the STS instruction:

; The current content of FPSCR is stored in register R2

• STS.L

Example 1:

MOV.L #H'0C700148, R7

STS.L FPUL, @-R7

; Before executing the STS.L instruction:

R7 = 0C700148

; After executing the STS.L instruction:

; R7 = 0C700144, and the content of FPUL is saved at memory

; location 0C700144.

Example 2:

MOV.L #H'0C700154, R8

STS.L FPSCR, @-R8

; After executing the STS.L instruction:

; The content of FPSCR is saved at memory location 0C700150.

Possible Exceptions:

- Data TLB multiple-hit exception
- Data TLB miss exception



- Data TLB protection violation exception
- Initial page write exception
- Data address error

11.3 **FPU Instruction**

The following resources and functions are for use in C-language descriptions of the operation of FPU instructions and supplement the resources and functions used in describing the operation of CPU instructions.

These are floating-point number definition statements.

```
#define PZERO
#define NZERO
#define DENORM
                    2
#define NORM
                    3
#define PINF
                    4
#define NINF
                    5
#define qNaN
                    6
#define sNaN
                    7
#define EO
                    0
#define GT
                    1
#define LT
                    2
#define UO
                    3
#define INVALID
                    4
#define FADD
#define FSUB
                    1
#define CAUSE
                                /* FPSCR(bit17-12) */
                    0x0003f000
#define SET E
                    0x00020000
                                /* FPSCR(bit17) */
#define SET V
                                /* FPSCR(bit16,6) */
                    0x00010040
#define SET Z
                                /* FPSCR(bit15,5) */
                    0x00008020
#define SET O
                                /* FPSCR(bit14,4) */
                    0x00004010
#define SET U
                    0x00002008
                                /* FPSCR(bit13,3) */
                                /* FPSCR(bit12,2) */
#define SET I
                    0x00001004
                                /* FPSCR(bit11,9-7) */
#define ENABLE VOUI 0x00000b80
#define ENABLE V
                                /* FPSCR(bit11) */
                    0x00000800
#define ENABLE Z
                                /* FPSCR(bit10) */
                    0x00000400
#define ENABLE OUI
                                /* FPSCR(bit9-7) */
                    0x00000380
#define ENABLE I
                                 /* FPSCR(bit7) */
                    0x00000080
#define FLAG
                    0x0000007C
                                 /* FPSCR(bit6-2) */
```

```
#define FPSCR FR
                   FPSCR>>21&1
#define FPSCR PR
                   FPSCR>>19&1
#define FPSCR DN
                   FPSCR>>18&1
#define FPSCR I
                   FPSCR>>12&1
#define FPSCR RM
                   FPSCR&1
#define FR HEX
                   frf.l[ FPSCR FR]
#define FR
                   frf.f[ FPSCR FR]
#define DR HEX
                   frf.1[ FPSCR FR]
#define DR
                       frf.d[ FPSCR FR]
#define XF HEX
                   frf.l[~FPSCR FR]
#define XF
                       frf.f[~FPSCR FR]
#define XD
                       frf.d[~FPSCR FR]
union {
      int 1[2][16];
      float f[2][16];
      double d[2][8];
} frf;
int FPSCR;
int sign of(int n)
      return(FR HEX[n]>>31);
int data type of(int n) {
int abs:
     abs = FR HEX[n] & 0x7ffffffff;
     if (FPSCR PR == 0) { /* Single-precision */
         if(abs < 0x00800000)
             if((FPSCR DN == 1) | (abs == 0x00000000)) 
                 if (sign of (n) == 0) { zero(n, 0); return(PZERO); }
                 else
                                      {zero(n, 1); return(NZERO);}
             }
```

```
else
                                        return (DENORM);
         }
         else if (abs < 0x7f800000)
                                        return (NORM);
         else if (abs == 0x7f800000) {
             if(sign of(n) == 0)
                                        return(PINF);
             else
                                        return(NINF);
         }
         else if (abs < 0x7fc00000)
                                        return (qNaN);
         else
                                        return(sNaN);
     }
     else { /* Double-precision */
         if(abs < 0x00100000)
             if((FPSCR DN == 1) |
   ((abs == 0x00000000) & (FR HEX[n+1] == 0x00000000))
                  if (sign of (n) == 0) { zero(n, 0); return(PZERO); }
                  else
                                        {zero(n, 1); return(NZERO);}
            }
            else
                                  return (DENORM);
         }
     }
         else if (abs < 0x7ff00000) return (NORM);
         else if((abs == 0x7ff00000) &&
                  (FR HEX[n+1] == 0x00000000)) {
             if(sign of(n) == 0) return(PINF);
             else
                                  return (NINF);
         }
         else if(abs < 0x7ff80000) return(qNaN);
         else
                                     return(sNaN);
     }
void register copy(int m,n)
                          FR[n] = FR[m];
     if(FPSCR PR == 1)
                          FR[n+1] = FR[m+1];
void normal_faddsub(int m,n,type)
{
```

}

```
union {
    float f:
    int 1;
   dstf, srcf;
union {
    long d;
    int 1[2];
   dstd, srcd;
                     /* "long double" format: */
union {
    long double x;
                     /* 1-bit sign
    int 1[4];
                     /* 15-bit exponent
}
                     /* 112-bit mantissa */
   dstx;
    if(FPSCR PR == 0) {
         srcf.f = -FR[m];
        else
        dstd.d = FR[n]; /* Conversion from single-precision to double-precision */
        dstd.d += srcf.f;
         if(((dstd.d == FR[n]) && (srcf.f != 0.0)) |
             ((dstd.d == srcf.f) \&\& (FR[n] != 0.0))) {
            set I();
            if(sign of(m) sign of(n)) {
                dstd.l[1] -= 1;
                if(dstd.l[1] == 0xffffffff) dstd.l[0] -= 1;
             }
         }
         if(dstd.l[1] & 0x1fffffff) set I();
        dstf.f += srcf.f; /* Round to nearest */
         if (FPSCR RM == 1) {
            dstd.1[1] &= 0xe0000000; /* Round to zero */
            dstf.f = dstd.d;
         check single exception(&FR[n],dstf.f);
```

```
} else {
         if(type == FADD) srcd.d = DR[m>>1];
                            srcd.d = -DR[m>>1];
         else
         dstx.x = DR[n>>1];
                       /* Conversion from double-precision to extended double-precision */
         dstx.x += srcd.d;
         if(((dstx.x == DR[n>>1]) && (srcd.d != 0.0)) | |
              ((dstx.x == srcd.d) && (DR[n>>1] != 0.0)))
             set I();
             if(sign of(m)^sign_of(n)) {
                  dstx.1[3] -= 1;
                  if(dstx.1[3] == 0xffffffff) \{dstx.1[2] -= 1;
                  if(dstx.1[2] == 0xffffffff) \{dstx.1[1] -= 1;
                  if(dstx.1[1] == 0xfffffffff) {dstx.1[0] -= 1;}}}
             }
         if((dstx.1[2] & 0x0fffffff) | | dstx.1[3]) set I();
         dst.d += srcd.d; /* Round to nearest */
         if(FPSCR RM == 1) {
             dstx.1[2] &= 0xf0000000; /* Round to zero */
             dstx.1[3] = 0x000000000;
             dst.d = dstx.x;
         check_double_exception(&DR[n>>1] ,dst.d);
     }
}
void normal fmul(int m,n)
{
union {
     float f;
     int 1;
     tmpf;
union {
     double d:
     int 1[2];
    tmpd;
union {
```

```
long double x;
                int 1[4];
}
                tmpx;
                if(FPSCR PR == 0) {
                              tmpd.d = FR[n]; /* Single-precision to double-precision */
                             tmpd.d *= FR[m]; /* Precise creation */
                              tmpf.f *= FR[m]; /* Round to nearest */
                              if(tmpf.f != tmpd.d) set I();
                              if((tmpf.f > tmpd.d) && (FPSCR RM == 1)) {
                                           tmpf.1 -= 1; /* Round to zero */
                             check single exception(&FR[n],tmpf.f);
                 } else {
                             tmpx.x = DR [n>>1]; /* Single-precision to double-precision */
                              tmpx.x *= DR[m>>1]; /* Precise creation */
                              tmpd.d *= DR[m>>1]; /* Round to nearest */
                              if(tmpd.d != tmpx.x) set I();
                              if(tmpd.d > tmpx.x) && (FPSCR RM == 1)) 
                                           tmpd.1[1] -= 1; /* Round to zero */
                                           if(tmpd.l[1] == 0xffffffff) tmpd.l[0] -= 1;
                             check double exception(&DR[n>>1], tmpd.d);
                 }
void fipr(int m,n)
{
union {
                double d;
                int 1[2];
}
                mlt[4];
float dstf:
                if((data type of(m) == sNaN) |  (data type of(n) == sNaN) | |
                               (data_type_of(m+1) == sNaN) || (data_type_of(n+1) == sNaN) ||
                               (data type of (m+2) == sNaN) | | (data type of (n+2) == sNaN)
                               (data type of(m+3) == sNaN) \mid (data type of(n+3) == sNaN) \mid (data type of(m+3) == sNaN) \mid (dat
                              (check product invalid(m,n)) | |
                               (check product invalid(m+1,n+1)) ||
```

```
(check product invalid(m+2,n+2)) |
                           (check product invalid(m+3,n+3)) ) invalid(n+3);
               else if((data_type_of(m) == qNaN)|| (data_type_of(n) == qNaN)||
                           (data\ type\ of(m+1)\ ==\ qNaN)\ |\ (data\ type\ of(n+1)\ ==\ qNaN)\ |\ |
                           (data type of (m+2) == qNaN) \mid (data type of (n+2) == qNaN) 
                           (data type of (m+3) == qNaN) | (data type of (n+3) == qNaN))
qnan(n+3);
              else if (check positive infinity() &&
                                       (check negative infinity())
                                                                                                                                           invalid(n+3);
               else if (check_ positive_infinity())
                                                                                                                                             inf(n+3,0);
               else if (check negative infinity())
                                                                                                                                          inf(n+3,1);
              else {
                          for(i=0;i<4;i++) {
                                      /* If FPSCR_DN == 1, zeroize */
                                                            (data type of (m+i) == PZERO)
                                                                                                                                                FR[m+i] = +0.0;
                                      else if(data type of(m+i) == NZERO) FR[m+i] = -0.0;
                                      if
                                                            (data type of (n+i) == PZERO) FR[n+i] = +0.0;
                                      else if (data type of (n+i) == NZERO) FR [n+i] = -0.0;
                                      mlt[i].d = FR[m+i];
                                       mlt[i].d *= FR[n+i];
               /* To be precise, with FIPR, the lower 18 bits are discarded; therefore, this description
                       is simplified, and differs from the hardware. */
                          mlt[i].1[1] &= 0xff000000;
                          mlt[i].l[1] = 0x00800000;
                          mlt[0].d += mlt[1].d + mlt[2].d + mlt[3].d;
                          mlt[0].1[1] &= 0xff800000;
                          dstf = mlt[0].d;
                          set I();
                          check single exception(&FR[n+3],dstf);
               }
}
void check single exception(float *dst,result)
{
union {
               float f;
               int 1;
```

```
}
    tmp;
float abs:
     if(result < 0.0) tmp.l = 0xff800000; /* -infinity */
     else
                        tmp.1 = 0x7f800000; /* + infinity */
     if(result == tmp.f) {
         set_O(); set_I();
         if(FPSCR RM == 1)
              tmp.l -= 1; /* Maximum value of normalized number */
              result = tmp.f;
         }
     }
     if(result < 0.0) abs = -result;</pre>
     else
                        abs = result;
     tmp.l = 0x00800000; /* Minimum value of normalized number */
     if(abs < tmp.f) {</pre>
         if((FPSCR DN == 1) && (abs != 0.0)) {
              set I();
              if(result < 0.0) result = -0.0; /* Zeroize denormalized number */
              else
                                result = 0.0;
         if(FPSCR I == 1) set U();
     if (FPSCR & ENABLE OUI) fpu exception trap();
                               *dst = result;
     else
void check double exception(double *dst,result)
union {
     double d;
     int 1[2];
     tmp;
double abs;
     if (result < 0.0) tmp.1[0] = 0xfff00000; /* -infinity */
     else
                         tmp.1[0] = 0x7ff00000; /* + infinity */
                         tmp.1[1] = 0x00000000;
     if(result == tmp.d)
         set_O(); set I();
```

```
if(FPSCR RM == 1) {
             tmp.1[0] -= 1;
             tmp.l[1] = 0xffffffff;
             result = tmp.d; /* Maximum value of normalized number */
     }
     if(result < 0.0) abs = -result;</pre>
     else
                        abs = result;
     tmp.1[0] = 0x00100000; /* Minimum value of normalized number */
     tmp.1[1] = 0x00000000;
     if(abs < tmp.d) {
         if((FPSCR DN == 1) \&\& (abs != 0.0)) {
             set I();
             if(result < 0.0) result = -0.0;
                            /* Zeroize denormalized number */
             else
                               result = 0.0;
         }
         if(FPSCR I == 1) set U();
     }
     if(FPSCR & ENABLE OUI) fpu exception trap();
     else
                              *dst = result;
}
int check product invalid(int m,n)
     return(check product infinity(m,n) &&
           ((data type of(m) == PZERO) |  (data type of(n) == PZERO) | |
            (data_type_of(m) == NZERO) | | (data_type_of(n) == NZERO)));
}
int check product infinity(int m,n)
{
     return((data type of(m) == PINF) || (data type of(n) == PINF) ||
            (data type of(m) == NINF) | (data type of(n) == NINF));
}
int check positive infinity(int m,n)
     return(((check_ product_infinity(m,n) && (~sign_of(m)^
sign of(n))) ||
```

```
((check product infinity(m+1,n+1) && (~sign of(m+1)^
sign of(n+1))) ||
     ((check_ product_infinity(m+2,n+2) && (~sign_of(m+2)^
sign of(n+2))
     ((check product infinity(m+3,n+3) && (~sign of(m+3)^
sign of(n+3)));
int check negative infinity(int m,n)
  return(((check product infinity(m,n) && (sign of(m)^ sign of(n))) ||
     ((check product infinity(m+1,n+1) && (sign of(m+1)^
sign of(n+1))) ||
     ((check product infinity(m+2,n+2) && (sign of(m+2)^
sign of(n+2))) | |
     ((check_ product_infinity(m+3,n+3) && (sign_of(m+3)^
sign of(n+3)));
}
void clear cause () {FPSCR &= ~CAUSE;}
void set E() {FPSCR |= SET E; fpu exception trap();}
void set V() {FPSCR |= SET V;}
void set Z() {FPSCR |= SET Z;}
void set O() {FPSCR |= SET O;}
void set U() {FPSCR |= SET U;}
void set I() {FPSCR |= SET I;}
void invalid(int n)
     set V();
     if((FPSCR & ENABLE V) == 0 qnan(n);
             fpu exception trap();
void dz(int n, sign)
     set Z();
     if((FPSCR & ENABLE Z) == 0 inf(n, sign);
     else
             fpu exception trap();
void zero(int n,siqn)
```

```
else
                   FR HEX [n] = 0x80000000;
    if (FPSCR_PR==1) FR_HEX_[n+1] = 0x00000000;
void inf(int n,sign) {
    if (FPSCR_PR==0) {
        if(sign == 0) FR HEX [n] = 0x7f800000;
                    FR HEX [n] = 0xff800000;
       else
    } else {
        if(sign == 0) FR HEX [n] = 0x7ff00000;
       else
                     FR HEX [n] = 0xfff00000;
                     FR HEX [n+1] = 0x000000000;
    }
}
void qnan(int n)
    if (FPSCR PR==0) FR[n] = 0x7fbfffff;
    else {
                    FR[n] = 0x7ff7fffff;
                    FR[n+1] = 0xffffffff;
    }
```

11.3.1 FABS (Floating-point Absolute Value): Floating-Point Instruction

PR	Format		Format Operation		Cycle	T Bit
0	FABS	FRn	FRn & H'7FFFFFFF → FRn	1111nnnn01011101	1	_
1	FABS	DRn	DRn & H'7FFFFFFFFFFFF	1111nnn001011101	1	_
			\rightarrow DRn			

Description: This instruction clears the most significant bit of the contents of floating-point register FRn/DRn to 0, and stores the result in FRn/DRn.

The cause and flag fields in FPSCR are not updated.

Notes: None

Operation:

```
void FABS (int n) {
    FR[n] = FR[n] & 0x7ffffffff;
    pc += 2;
}
/* Same operation is performed regardless of precision. */
```

Possible Exceptions: None

11.3.2 FADD (Floating-point ADD): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FADD FRm, FRn	$FRn \!+\! FRm \to FRn$	1111nnnnmmmm0000	1	_
1	FADD DRm,DRn	$DRn\text{+}DRm\toDRn$	1111nnn0mmm00000	1	_

Description: When FPSCR.PR = 0: Arithmetically adds the two single-precision floating-point numbers in FRn and FRm, and stores the result in FRn.

When FPSCR.PR = 1: Arithmetically adds the two double-precision floating-point numbers in DRn and DRm, and stores the result in DRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn or DRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FADD (int m,n)
{
    pc += 2;
    clear_cause();
    if((data_type_of(m) == sNaN) ||
        (data_type_of(n) == sNaN)) invalid(n);
    else if((data_type_of(m) == qNaN) ||
            (data_type_of(m) == qNaN)) qnan(n);
    else if((data_type_of(m) == DENORM) ||
            (data_type_of(n) == DENORM)) set_E();
    else switch (data_type_of(m)) {
        case NORM: switch (data_type_of(n)) {
            case NORM: normal_faddsub(m,n,ADD); break;
            case PZERO:
            case NZERO:register copy(m,n); break;
```

```
default:
                break;
}
          break:
case PZERO: switch (data_type_of(n)) {
   case NZERO: zero(n,0); break;
   default:
                break;
         break;
case NZERO: break;
case PINF: switch (data type of(n)){
   case NINF:
                 invalid(n);
                                break;
   default:
                 inf(n,0);
                                break;
          break:
case NINF: switch (data_type_of(n)) {
   case PINF:
                invalid(n);
                                break;
   default:
                inf(n,1);
                                break;
          break;
```

FADD Special Cases

FADD				FRn,DF	Rm			
FRm,DRm	+NORM	-NORM	+0	-0	+inf	-inf	qNaN	sNaN
+NORM	FADD							
-NORM								
+0			+0					
-0				-0		-inf		
+inf			•		+inf	invalid		
–inf				–inf	invalid	-inf		
qNaN					•	•	qNaN	
sNaN								invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

When DN = 0, calculation for denormalized numbers is the same as for normalized numbers.

Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Overflow

Generation of overflow-exception traps

FPSCR.PR = 0: FRn and FRm have the same sign and the exponent of at least one value is H'FE

FPSCR.PR = 1: DRn and DRm have the same sign and the exponent of at least one value is H'7FE

Underflow

Generation of underflow-exception traps

FPSCR.PR = 0: FRn and FRm have different signs and neither has an exponent greater than H'18

FPSCR.PR = 1: DRn and DRm have different signs and neither has an exponent greater than H'035

Inexact



11.3.3 FCMP (Floating-point Compare): Floating-Point Instruction

No.	PR	Format	Operation	Instruction Code	Cycle	T Bit
1.	0	FCMP/EQ FRm,FRn	When FRn = FRm,1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnnnmmmm0100	1	1/0
2.	1	FCMP/EQ DRm,DRn	When DRn = DRm,1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnn0mmm00100	1	1/0
3.	0	FCMP/GT FRm,FRn	When FRn > FRm,1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnnnmmmm0101	1	1/0
4.	1	FCMP/GT DRm,DRn	When DRn > DRm,1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnn0mmm00101	1	1/0

Description:

- 1. When FPSCR.PR = 0: Arithmetically compares the two single-precision floating-point numbers in FRn and FRm, and stores 1 in the T bit if they are equal, or 0 otherwise.
- 2. When FPSCR.PR = 1: Arithmetically compares the two double-precision floating-point numbers in DRn and DRm, and stores 1 in the T bit if they are equal, or 0 otherwise.
- 3. When FPSCR.PR = 0: Arithmetically compares the two single-precision floating-point numbers in FRn and FRm, and stores 1 in the T bit if FRn > FRm, or 0 otherwise.
- 4. When FPSCR.PR = 1: Arithmetically compares the two double-precision floating-point numbers in DRn and DRm, and stores 1 in the T bit if DRn > DRm, or 0 otherwise.

Notes: None

```
void FCMP EQ(int m,n) /* FCMP/EQ FRm,FRn */
     pc += 2;
    clear cause();
     if(fcmp chk(m,n) == INVALID) fcmp invalid();
     else if (fcmp chk(m,n) == EQ) T = 1;
     else
                                    T = 0:
}
void FCMP GT(int m,n) /* FCMP/GT FRm,FRn */
{
    pc += 2;
     clear cause();
     if ((fcmp chk(m,n) == INVALID) | |
          (fcmp chk(m,n) == UO)) fcmp invalid();
     else if (fcmp chk(m,n) == GT) T = 1;
     else
                                    T = 0:
}
int fcmp chk (int m,n)
     if((data_type_of(m) == sNaN) | |
        (data type of(n) == sNaN))
                                      return(INVALID);
     else if((data type of(m) == qNaN) ||
               (data_type_of(n) == qNaN)) return(UO);
     else switch(data type of(m)){
                          switch(data type of(n)){
           case NORM:
                 case PINF :return(GT); break;
                 case NINF :return(LT); break;
                 default:
                                              break;
                      break;
           case PZERO:
                      switch(data type of(n)){
           case NZERO:
                 case PZERO :
                 case NZERO :return(EQ); break;
                 default:
                                              break;
                     break;
           case PINF : switch(data type of(n)) {
```

```
case PINF :return(EQ); break;
                default:return(LT);
                                        break;
                       break;
          case NINF : switch(data type of(n)){
                case NINF :return(EQ); break;
                default:return(GT);
                                         break;
                    break;
     if(FPSCR PR == 0) {
        if(FR[n] == FR[m])
                                    return(EQ);
        else if(FR[n] > FR[m])
                                    return(GT);
        else
                                     return(LT);
     }else {
        if(DR[n>>1] == DR[m>>1]) return(EQ);
        else if (DR[n>>1] > DR[m>>1]) return (GT);
        else
                                     return(LT);
     }
}
void fcmp invalid()
    set V();
                 if ((FPSCR & ENABLE V) == 0) T = 0;
                 else fpu exception trap();
```

FCMP Special Cases

FCMP/EQ				FRn,	,DRn			
FRm,DRm	NORM	DNORM	+0	-0	+INF	-INF	qNaN	sNaN
NORM	CMP							
DNORM								
+0			EQ					
-0								
+INF			•		EQ			
-INF						EQ		
qNaN						•	!EQ	
sNaN								Invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

FCMP/GT				FRn	,DRn			
FRm,DRm	NORM	DENORM	+0	-0	+INF	-INF	qNaN	sNaN
NORM	CMP				GT	!GT		
DENORM								
+0			!GT					
-0								
+INF	!GT		•		!GT	•		
-INF	GT					!GT		
qNaN							UO	
sNaN								Invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

UO means unordered. Unordered is treated as false (!GT).

Possible Exceptions:

Invalid operation



11.3.4 FCNVDS (Floating-point Convert Double to Single Precision): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	_	reserved	_	_	_
1	FCNVDS DRm, FPUL	$(float)DRm \to FPUL$	1111mmm010111101	1	_

Description: When FPSCR.PR = 1: This instruction converts the double-precision floating-point number in DRm to a single-precision floating-point number, and stores the result in FPUL.

When FPSCR.enable. I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FPUL is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FCNVDS(int m, float *FPUL) {
     case((FPSCR.PR){
          0: undefined operation(); /* reserved */
              fcnvds(m, *FPUL): break: /* FCNVDS */
          1:
     }
void fcnvds(int m, float *FPUL)
     pc += 2;
     clear cause();
     case(data type of(m)){
          NORM
          PZERO:
                     normal fcnvds(m, *FPUL); break;
          NZERO:
          DENORM : set E();
          PINF
                     *FPUL = 0x7f800000; break;
          NINF
                     *FPUL = 0xff800000; break;
```

```
*FPUL = 0x7fbfffff; break;
                      set V();
          sNaN :
                        if((FPSCR & ENABLE_V) == 0) *FPUL = 0x7fbfffff;
                        else fpu exception trap(); break;
     }
void normal fcnvds(int m, float *FPUL)
int sign;
float abs;
union {
      float f;
      int 1;
     dstf,tmpf;
union {
      double d;
      int 1[2];
}
     dstd;
      dstd.d = DR[m>>1];
      if(dstd.l[1] & 0x1ffffffff)) set I();
      if(FPSCR RM == 1) dstd.l[1] &= 0xe0000000; /* round toward zero*/
      dstf.f = dstd.d;
      check single exception (FPUL, dstf.f);
}
```

FCNVDS Special Cases

DRn	+NORM	-NORM	+0	-0	+INF	-INF	qNaN	sNaN
FCNVDS(DRn FPUL)	FCNVDS	FCNVDS	+0	-0	+INF	-INF	qNaN	Invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.



Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Overflow

Generation of overflow-exception traps

The exponent of DRn is not less than H'47E

Underflow

Generation of underflow-exception traps

The exponent of DRn is not more than H'380

Inexact

11.3.5 FCNVSD (Floating-point Convert Single to Double Precision): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	_	reserved	_	_	_
1	FCNVSD FPUL, DRn	(double) $FPUL \to DRn$	1111nnn010101101	1	

Description: When FPSCR.PR = 1: This instruction converts the single-precision floating-point number in FPUL to a double-precision floating-point number, and stores the result in DRn.

Notes: None

```
void FCNVSD(int n, float *FPUL) {
     pc += 2;
     clear cause();
     case((FPSCR PR){
          0: undefined operation(); /* reserved */
             fcnvsd (n, *FPUL); break; /* FCNVSD */
     }
}
void fcnvsd(int n, float *FPUL)
     case(fpul type(*FPUL)){
          PZERO:
         NZERO:
          PINF :
         NINF :
                      DR[n>>1] = *FPUL;
                                          break;
          DENORM : set E();
                                          break;
                     qnan(n);
                                          break:
          qNaN :
                       invalid(n);
          sNaN :
                                          break;
     }
}
int fpul type(int *FPUL)
int abs;
```

```
abs = *FPUL & 0x7fffffff;
if(abs < 0x00800000)
    if ((FPSCR DN == 1) | (abs == 0x00000000))
        if(sign of(src) == 0) return(PZERO);
        else
                               return (NZERO);
    else
                               return (DENORM);
else if(abs < 0x7f800000)
                               return (NORM);
else if(abs == 0x7f800000) {
        if(sign of(src) == 0) return(PINF);
        else
                            return(NINF);
else if(abs < 0x7fc00000) return(qNaN);</pre>
                           return(sNaN);
else
```

FCNVSD Special Cases

FRn	+NORM	-NORM	+0	-0	+INF	-INF	qNaN	sNaN
FCNVSD(FPUL FRn)	+NORM	-NORM	+0	-0	+INF	-INF	qNaN	Invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

Possible Exceptions:

- FPU error
- Invalid operation

11.3.6	FDIV	(Floating-point	Divide):	Floating-Poin	t Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FDIV	$\mathtt{FRm},\mathtt{FRn}$ $FRn/FRm \to FRn$	1111nnnnmmmm0011	14	_
1	FDIV	\mathtt{DRm} , \mathtt{DRn} $DRn/DRm \to DRn$	1111nnn0mmm00011	30	_

Description: When FPSCR.PR = 0: Arithmetically divides the single-precision floating-point number in FRn by the single-precision floating-point number in FRm, and stores the result in FRn.

When FPSCR.PR = 1: Arithmetically divides the double-precision floating-point number in DRn by the double-precision floating-point number in DRm, and stores the result in DRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn or DRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FDIV(int m,n)
                        /* FDIV FRm, FRn */
     pc += 2;
     clear cause();
     if((data type of(m) == sNaN) |
        (data type of(n) == sNaN)) invalid(n);
     else if((data type of(m) == qNaN) ||
              (data type of (n) == qNaN)) qnan(n);
     else switch (data_type_of(m)) {
         case NORM: switch (data type of(n)){
             case PINF:
                            inf(n, sign of(m) \(^sign of(n)); \) break;
             case NINF:
             case PZERO:
                            zero(n, sign of(m) sign of(n)); break;
             case NZERO:
             case DENORM:
                             set E();
                                                 break;
```

```
default: normal fdiv(m,n); break;
             } break:
        case PZERO: switch (data_type_of(n)) {
            case PZERO:
            case NZERO: invalid(n);break;
            case PINF:
            case NINF: break:
                          dz(n, sign of(m) sign of(n)); break;
            default:
               }
                     break;
        case NZERO: switch (data type of(n)){
            case PZERO:
            case NZERO: invalid(n); break;
            case PINF: inf(n,1);
                                     break;
            case NINF: inf(n,0);
                                     break;
            default: dz(FR[n],sign_of(m)^sign_of(n)); break;
                 break;
        case DENORM:
                         set E(); break;
        case PINF :
        case NINF : switch (data type of(n)){
            case DENORM: set E(); break;
            case PINF:
            case NINF: invalid(n); break;
            default: zero(n, sign of(m) sign of(n)); break
                 break;
         }
}
void normal fdiv(int m,n)
union {
     float f:
     int 1;
     dstf, tmpf;
union {
     double d:
     int 1[2];
    dstd, tmpd;
union {
```

```
int double x;
      int 1[4]:
}
     tmpx;
     if(FPSCR PR == 0) {
         tmpf.f = FR[n]; /* save destination value */
         dstf.f /= FR[m]; /* round toward nearest or even */
         tmpd.d = dstf.f; /* convert single to double */
         tmpd.d *= FR[m];
         if(tmpf.f != tmpd.d) set I();
         if((tmpf.f < tmpd.d) && (FPSCR RM == 1))</pre>
             dstf.l -= 1; /* round toward zero */
          check single_exception(&FR[n], dstf.f);
     } else {
         tmpd.d = DR[n>>1]; /* save destination value */
         dstd.d /= DR[m>>1]; /* round toward nearest or even */
         tmpx.x = dstd.d; /* convert double to int double */
         tmpx.x *= DR[m>>1];
         if(tmpd.d != tmpx.x) set I();
         if((tmpd.d < tmpx.x) && (FPSCR RM == 1)) {
             dstd.l[1] -= 1; /* round toward zero */
             if(dstd.l[1] == 0xffffffff) dstd.l[0] -= 1;
         check double exception(&DR[n>>1], dstd.d);
     }
```

FDIV Special Cases

FDIV		FRn,DRn								
FRm,DRm	+NORM	-NORM	+DENORM	-DENORM	+0	-0	+inf	–inf	qNaN	sNaN
+NORM	FDIV				+0	-0	+inf	-inf		
-NORM					-0	+0	-inf	+inf		
+DENORM					+0	-0	+inf	-inf		
-DENORM				Error	-0	+0	-inf	+inf		
+0							+inf	-inf		
-0				DZ		invalid	-inf	DZ+inf		
+inf	+0	-0	+0	-0	+0	-0				
–inf	-0	+0	-0	+0	-0	+0		invalid		
qNaN									qNaN	
sNaN										invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Divide by zero
- Overflow

Generation of overflow-exception traps

FPSCR.PR = 0: (exponent of FRn) – (exponent of FRm) + H'7F is not less than H'FF

FPSCR.PR = 1: (exponent of DRn) – (exponent of DRm) + H'3FF is not less than H'7FF

Underflow

Generation of underflow-exception traps

FPSCR.PR = 0: (exponent of FRn) – (exponent of FRm) + H'7F is not more than H'01

FPSCR.PR = 1: (exponent of DRn) – (exponent of DRm) + H'3FF is not more than H'001

Inexact

11.3.7 FIPR (Floating-point Inner Product): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FIPR	FVm,FVn	$\begin{array}{l} \text{Inner_product(FVm, FVn)} \\ \rightarrow \text{FR[n+3]} \end{array}$	1111nnmm11101101	1	_
1	_		reserved	_	_	_
Notes:	E\/0 - \E	R∩ FR1 F	R2 FR3\			

Notes: FV0 = {FR0, FR1, FR2, FR3} FV4 = {FR4, FR5, FR6, FR7} FV8 = {FR8, FR9, FR10, FR11} FV12 = {FR12, FR13, FR14, FR15}

Description: When FPSCR.PR = 0: This instruction calculates the inner products of the 4-dimensional single-precision floating-point vector indicated by FVn and FVm, and stores the results in FR[n + 3].

The FIPR instruction is intended for speed rather than accuracy, and therefore the results will differ from those obtained by using a combination of FADD and FMUL instructions. The FIPR execution sequence is as follows:

- 1. Multiplies all terms. The results are 28 bits long.
- 2. Aligns these results, rounding them to fit within 30 bits.
- 3. Adds the aligned values.
- 4. Performs normalization and rounding.

Special processing is performed in the following cases:

- 1. If an input value is an sNaN, an invalid exception is generated.
- 2. If the input values to be multiplied include a combination of 0 and infinity, an invalid exception is generated.
- 3. In cases other than the above, if the input values include a qNaN, the result will be a qNaN.
- 4. In cases other than the above, if the input values include infinity:
 - a. If multiplication results in two or more infinities and the signs are different, an invalid exception will be generated.
 - b. Otherwise, correct infinities will be stored.
- 5. If the input values do not include an sNaN, qNaN, or infinity, processing is performed in the normal way.

When FPSCR.enable.U/I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O is set, FPU exception traps are generated on



actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FR[n+3] is not updated. Appropriate processing should therefore be performed by software.

Notes: None

Operation:

```
void FIPR(int m,n)  /* FIPR FVm,FVn */
{
    if(FPSCR_PR == 0) {
        pc += 2;
        clear_cause();
        fipr(m,n);
    }
    else    undefined_operation();
}
```

Possible Exceptions and Overflow Exception Trap Generating Conditions:

- Invalid operation
- Overflow

```
Generation of overflow-exception traps
```

At least one of following results is not less than H'FC

```
(exponent of FRn) + (exponent of FRm)
```

```
(exponent of FR(n + 1)) + (exponent of FR(m + 1))
```

- (exponent of FR(n + 2)) + (exponent of FR(m + 2))
- (exponent of FR(n + 3)) + (exponent of FR(m + 3))
- Underflow
- Inexact

11.3.8 FLDI0 (Floating-point Load Immediate 0.0): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FLDI0	FRn	$0x000000000 \rightarrow FRn$	1111nnnn10001101	1	_
1	_		reserved	_	_	_

Description: When FPSCR.PR = 0, this instruction loads floating-point 0.0 (0x00000000) into FRn.

Notes: None

Operation:

```
void FLDI0(int n)
{
    FR[n] = 0x00000000;
    pc += 2;
}
```

11.3.9 FLDI1 (Floating-point Load Immediate 1.0): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FLDI1	FRn	$0x3F800000 \rightarrow FRn$	1111nnnn10011101	1	_
1	_		reserved	_	_	_

Description: When FPSCR.PR = 0, this instruction loads floating-point 1.0 (0x3F800000) into FRn.

Notes: None

Operation:

```
void FLDI1(int n)
{
    FR[n] = 0x3F800000;
    pc += 2;
}
```

11.3.10 FLDS (Floating-point Load to System register): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0/1	FLDS FRm, FPUL	$FRm \to FPUL$	1111mmmm00011101	1	

Description: This instruction loads the contents of floating-point register FRm into system register FPUL.

Notes: None

Operation:

```
void FLDS(int m, float *FPUL)
{
    *FPUL = FR[m];
    pc += 2;
}
```

11.3.11 FLOAT (Floating-point Convert from Integer): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FLOAT	FPUL, FRn	$(float)FPUL \to FRn$	1111nnnn00101101	1	_
1	FLOAT	FPUL,DRn	$(double)FPUL \to DRn$	1111nnn000101101	1	_

Description:

When FPSCR.PR = 0: Taking the contents of FPUL as a 32-bit integer, converts this integer to a single-precision floating-point number and stores the result in FRn.

When FPSCR.PR = 1: Taking the contents of FPUL as a 32-bit integer, converts this integer to a double-precision floating-point number and stores the result in DRn.

When FPSCR.enable.I = 1 and FPSCR.PR = 0, an FPU exception trap is generated regardless of whether or not an exception has occurred. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FLOAT(int n, float *FPUL)
{
  union {
    double d;
    int 1[2];
}  tmp;
  pc += 2;
  clear_cause();
  if(FPSCR.PR==0) {
     FR[n] = *FPUL; /* convert from integer to float */
     tmp.d = *FPUL;
     if(tmp.l[1] & 0x1fffffff) inexact();
} else {
     DR[n>>1] = *FPUL; /* convert from integer to double */
}
```

Possible Exceptions:

• Inexact: Not generated when FPSCR.PR = 1.



11.3.12 FMAC (Floating-point Multiply and Accumulate): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FMAC FR0, FRm, FRn	$FR0 \times FRm {+} FRn \to FRn$	1111nnnnmmmm1110	1	_
1	_	reserved	_	_	_

Description: When FPSCR.PR = 0: This instruction arithmetically multiplies the two single-precision floating-point numbers in FR0 and FRm, arithmetically adds the contents of FRn, and stores the result in FRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FMAC(int m.n)
     pc += 2;
     clear cause();
     if(FPSCR PR == 1) undefined operation();
     else if((data_type_of(0) == sNaN) ||
             (data type of (m) == sNaN) ||
             (data type of(n) == sNaN)) invalid(n);
     else if((data type of(0) == qNaN) ||
             (data type of (m) == qNaN)) qnan(n);
     else if((data type of(0) == DENORM) ||
             (data type of(m) == DENORM)) set E();
     else switch (data type of (0) {
         case NORM: switch (data type of(m)){
         case PZERO:
         case NZERO: switch (data type of(n)){
             case DENORM: set E(); break;
```

```
case qNaN: qnan(n); break;
            case PZERO:
            case NZERO: zero(n,sign_of(0)^ sign_of(m)^sign_of(n));
break:
            default:
                      break;
     case PINF:
     case NINF: switch (data type of(n)){
         case DENORM: set E(); break;
         case qNaN: qnan(n); break;
        case PINF:
         case NINF: if(sign of(0)^ sign of(m)^sign of(n)) invalid(n);
                          inf(n,sign of(0) ^ sign of(m)); break;
         default:
                           inf(n, sign of(0)^ sign of(m)); break;
     case NORM: switch (data type of(n)){
         case DENORM: set E(); break;
        case qNaN:
                    qnan(n); break;
        case PINF:
        case NINF: inf(n, sign of(n)); break;
        case PZERO:
        case NZERO:
         case NORM: normal fmac(m,n); break;
           break;
     case PZERO:
     case NZERO: switch (data type of (m)) {
         case PINF:
        case NINF: invalid(n); break;
        case PZERO:
        case NZERO:
         case NORM: switch (data type of (n)) {
         case DENORM: set E();
                                break;
                    qnan(n);
        case qNaN:
                                break;
        case PZERO:
         case NZERO: zero(n, sign of(0)^ sign of(m)^sign of(n)); break;
         default: break;
                 break:
     }
           break;
```

```
case PINF :
    case NINF : switch (data type of(m)){
        case PZERO:
        case NZERO:invalid(n); break;
        default: switch (data type of(n)) {
        case DENORM: set E(); break;
        case qNaN: qnan(n); break;
            default:
                      inf(n,sign of(0)^sign of(m)^sign of(n));break
                   break;
        }
               break:
     }
void normal fmac(int m,n)
union {
     int double x;
     int 1[4];
}
     dstx, tmpx;
float dstf, srcf;
     srcf = 0.0; /* flush denormalized value */
            srcf = FR[n];
     tmpx.x = FR[0]; /* convert single to int double */
     tmpx.x *= FR[m]; /* exact product */
     dstx.x = tmpx.x + srcf;
     if(((dstx.x == srcf) \&\& (tmpx.x != 0.0)) | |
        ((dstx.x == tmpx.x) && (srcf != 0.0)))
        set I();
        if(sign of(0)^* sign of(m)^* sign of(n))  {
            dstx.1[3] -= 1; /* correct result */
            if(dstx.1[3] == 0xffffffff) dstx.1[2] -= 1;
            if(dstx.1[2] == 0xffffffff) dstx.1[1] -= 1;
            if(dstx.l[1] == 0xfffffffff) dstx.l[0] -= 1;
        }
        else
               dstx.1[3] |= 1;
     if((dstx.1[1] & 0x01fffffff) || dstx.1[2] || dstx.1[3]) set I();
```

```
if(FPSCR_RM == 1) {
          dstx.1[1] &= 0xfe000000; /* round toward zero */
          dstx.1[2] = 0x00000000;
          dstx.1[3] = 0x00000000;
}
dstf = dstx.x;
check_single_exception(&FR[n],dstf);
}
```

FMAC Special Cases

FMAC					F	Rm			
FRn	FR0	+NORM	-NORM	+0	-0	+inf	-inf	qNaN	sNaN
NORM	+NORM	FMAC	•	•	•	+inf	-inf		
	-NORM					-inf	+inf	1	
	+0							1	
	-0						invalid		
	+inf	+inf	-inf			+inf	-inf	1	
	-inf	-inf	+inf		invalid	-inf	+inf	1	
+0	+NORM	FMAC				+inf	-inf	1	
	-NORM					-inf	+inf	1	
	+0			_				1	
	-0				+0		invalid		
	+inf	+inf	-inf			+inf	-inf	1	
	-inf	-inf	+inf		invalid	-inf	+inf	1	
-0	+NORM	FMAC		+0	-0	+inf	-inf		
	-NORM			-0	+0	-inf	+inf]	
	+0	+0	-0	+0	-0				
	-0	-0	+0	-0	+0		invalid		
	+inf	+inf	-inf			+inf	-inf		
	-inf	-inf	+inf		invalid	-inf	+inf		
+inf	+NORM					+inf	invalid		
	-NORM					invalid	+inf		
	+0								
	-0				+inf		invalid		
	+inf	+inf	invalid			+inf	invalid		
	-inf	invalid	+inf		invalid	invalid	+inf		
-inf	+NORM					invalid	-inf		
	-NORM					-inf	invalid		
	+0								
	-0				-inf		invalid		
	+inf	invalid	-inf			invalid	-inf		

FMAC			FRm								
FRn	FR0	+NORM	-NORM	+0	-0	+inf	-inf	qNaN	sNaN		
-inf	-inf	-inf	invalid		invalid	-inf	invalid	qNaN	invalid		
qNaN	+NORM										
	-NORM										
	+0										
	-0						invalid				
	+inf							<u>-</u>			
	-inf				invalid						
!sNaN	qNaN					•		qNaN			
all types	sNaN										
sNaN	all types								invalid		

Notes:

When DN = 1, the value of a denormalized numbers is treated as 0.

When DN = 0, calculation for denormalized numbers is the same as for normalized numbers.

Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Overflow

Generation of overflow-exception traps

At least one of following results is not less than H'FD

(exponent of FR0) + (exponent of FRm)

exponent of FRn

• Underflow

Generation of underflow-exception traps

At least one of following results is not more than H'2E

(exponent of FR0) + (exponent of FRm)

exponent of FRn

Inexact



11.3.13 FMOV (Floating-point Move): Floating-Point Instruction

No.	SZ	Format		Operation	Instruction Code	Cycle	T Bit
1.	0	FMOV	FRm,FRn	$FRm \to FRn$	1111nnnnmmmm1100	1	_
2.	1	FMOV	DRm,DRn	$DRm \to DRn$	1111nnn0mmm01100	1	_
3.	0	FMOV.S	FRm,@Rn	$FRm \to (Rn)$	1111nnnnmmmm1010	1	_
4.	1	FMOV	DRm,@Rn	$DRm \to (Rn)$	1111nnnnmmm01010	1	_
5.	0	FMOV.S	@Rm,FRn	$(Rm) \to FRn$	1111nnnnmmmm1000	1	_
6.	1	FMOV	@Rm,DRn	$(Rm) \to DRn$	1111nnn0mmmm1000	1	_
7.	0	FMOV.S	@Rm+,FRn	$\begin{array}{l} (Rm) \rightarrow FRn, Rm+4 \\ \rightarrow Rm \end{array}$	1111nnnnmmmm1001	1	_
8.	1	FMOV	@Rm+,DRn	$\begin{array}{l} \text{(Rm)} \rightarrow \text{DRn, Rm+8} \\ \rightarrow \text{Rm} \end{array}$	1111nnn0mmmm1001	1	_
9.	0	FMOV.S	FRm,@-Rn	$\begin{array}{l} \text{Rn-4} \rightarrow \text{Rn,FRm} \rightarrow \\ \text{(Rn)} \end{array}$	1111nnnnmmmm1011	1	_
10.	1	FMOV	DRm,@-Rn	$\begin{array}{c} \text{Rn-8} \rightarrow \text{Rn,DRm} \rightarrow \\ \text{(Rn)} \end{array}$	1111nnnnmmm01011	1	_
11.	0	FMOV.S	@(R0,Rm),FRn	$(R0{+}Rm) \to FRn$	1111nnnnmmmm0110	1	_
12.	1	FMOV	@(R0,Rm),DRn	$(R0{+}Rm) \to DRn$	1111nnn0mmmm0110	1	_
13.	0	FMOV.S	FRm,@(R0,Rn)	$FRm \rightarrow (R0 + Rn)$	1111nnnnmmmm0111	1	_
14.	1	FMOV	DRm,@(R0,Rn)	$DRm \to (R0+Rn)$	1111nnnnmmm00111	1	_

Description:

- 1. This instruction transfers FRm contents to FRn.
- 2. This instruction transfers DRm contents to DRn.
- 3. This instruction transfers FRm contents to memory at address indicated by Rn.
- 4. This instruction transfers DRm contents to memory at address indicated by Rn.
- 5. This instruction transfers contents of memory at address indicated by Rm to FRn.
- 6. This instruction transfers contents of memory at address indicated by Rm to DRn.
- 7. This instruction transfers contents of memory at address indicated by Rm to FRn, and adds 4 to Rm.
- 8. This instruction transfers contents of memory at address indicated by Rm to DRn, and adds 8 to Rm.
- 9. This instruction subtracts 4 from Rn, and transfers FRm contents to memory at address indicated by resulting Rn value.

- 10. This instruction subtracts 8 from Rn, and transfers DRm contents to memory at address indicated by resulting Rn value.
- 11. This instruction transfers contents of memory at address indicated by (R0 + Rm) to FRn.
- 12. This instruction transfers contents of memory at address indicated by (R0 + Rm) to DRn.
- 13. This instruction transfers FRm contents to memory at address indicated by (R0 + Rn).
- 14. This instruction transfers DRm contents to memory at address indicated by (R0 + Rn).

Notes: None

```
void FMOV(int m,n)
                                   /* FMOV FRm, FRn */
     FR[n] = FR[m];
    pc += 2;
}
void FMOV DR(int m,n)
                                /* FMOV DRm, DRn */
     DR[n>>1] = DR[m>>1];
     pc += 2;
}
void FMOV STORE(int m,n) /* FMOV.S FRm,@Rn */
     store_int(FR[m],R[n]);
     pc += 2;
void FMOV STORE DR(int m,n) /* FMOV DRm,@Rn */
{
     store quad(DR[m>>1],R[n]);
    pc += 2;
void FMOV LOAD(int m,n)
                            /* FMOV.S @Rm,FRn */
     load int(R[m],FR[n]);
     pc += 2;
}
void FMOV LOAD DR(int m,n) /* FMOV @Rm,DRn */
{
```

```
load quad (R[m], DR[n>>1]);
     pc += 2;
}
                           /* FMOV.S @Rm+,FRn */
void FMOV RESTORE(int m,n)
{
     load_int(R[m],FR[n]);
    R[m] += 4;
     pc += 2;
void FMOV RESTORE DR(int m,n) /* FMOV @Rm+,DRn */
{
     load quad(R[m], DR[n>>1]);
    R[m] += 8;
     pc += 2;
void FMOV SAVE(int m,n)
                            /* FMOV.S FRm,@-Rn */
     store_int(FR[m],R[n]-4);
    R[n] -= 4;
     pc += 2;
void FMOV SAVE DR(int m,n) /* FMOV DRm,@-Rn */
     store_quad(DR[m>>1],R[n]-8);
    R[n] -= 8;
    pc += 2;
void FMOV INDEX LOAD(int m,n) /* FMOV.S @(R0,Rm),FRn */
{
     load_int(R[0] + R[m],FR[n]);
    pc += 2;
void FMOV_INDEX_LOAD_DR(int m,n) /*FMOV @(R0,Rm),DRn */
{
     load quad(R[0] + R[m], DR[n>>1]);
    pc += 2;
```

```
void FMOV_INDEX_STORE(int m,n) /*FMOV.S FRm,@(R0,Rn)*/
{
    store_int(FR[m], R[0] + R[n]);
    pc += 2;
}
void FMOV_INDEX_STORE_DR(int m,n)/*FMOV DRm,@(R0,Rn)*/
{
    store_quad(DR[m>>1], R[0] + R[n]);
    pc += 2;
}
```

Possible Exceptions:

- Data TLB miss exception
- Data protection violation exception
- Initial page write exception
- Data address error

11.3.14 FMOV (Floating-point Move Extension): Floating-Point Instruction

No.	SZ	Forma	t	Operation	Instruction Code	Cycle	T Bit
1.	1	FMOV	XDm,@Rn	$XDm \to (Rn)$	1111nnnnmmm11010	1	_
2.	1	FMOV	@Rm,XDn	$(Rm) \to XDn$	1111nnn1mmmm1000	1	_
3.	1	FMOV	@Rm+,XDn	$\begin{array}{l} \text{(Rm)} \rightarrow \text{XDn, Rm+8} \\ \rightarrow \text{Rm} \end{array}$	1111nnn1mmmm1001	1	_
4.	1	FMOV	XDm,@-Rn	$\begin{array}{l} \text{Rn-8} \rightarrow \text{Rn,XDm} \rightarrow \\ \text{(Rn)} \end{array}$	1111nnnnmmm11011	1	_
5.	1	FMOV	@(R0,Rm),XDn	$(\text{R0+Rm}) \to \text{XDn}$	1111nnn1mmmm0110	1	
6.	1	FMOV	XDm,@(R0,Rn)	$XDm \to (R0{+}Rn)$	1111nnnnmmm10111	1	_
7.	1	FMOV	XDm,XDn	$XDm \to XDn$	1111nnn1mmm11100	1	_
8.	1	FMOV	XDm,DRn	$XDm \to DRn$	1111nnn0mmm11100	1	_
9.	1	FMOV	DRm,XDn	$DRm \to XDn$	1111nnn1mmm01100	1	_

Description:

- 1. This instruction transfers XDm contents to memory at address indicated by Rn.
- 2. This instruction transfers contents of memory at address indicated by Rm to XDn.
- 3. This instruction transfers contents of memory at address indicated by Rm to XDn, and adds 8 to Rm.
- 4. This instruction subtracts 8 from Rn, and transfers XDm contents to memory at address indicated by resulting Rn value.
- 5. This instruction transfers contents of memory at address indicated by (R0 + Rm) to XDn.
- 6. This instruction transfers XDm contents to memory at address indicated by (R0 + Rn).
- 7. This instruction transfers XDm contents to XDn.
- 8. This instruction transfers XDm contents to DRn.
- 9. This instruction transfers DRm contents to XDn.

```
void FMOV STORE XD(int m,n) /* FMOV XDm,@Rn */
     store quad(XD[m>>1],R[n]);
    pc += 2;
}
void FMOV LOAD XD(int m,n) /* FMOV @Rm,XDn */
{
   load_quad(R[m],XD[n>>1]);
   pc += 2;
}
void FMOV_RESTORE_XD(int m,n) /* FMOV @Rm+,XDn */
   load quad(R[m], XD[n>>1]);
   R[m] += 8;
   pc += 2;
}
void FMOV_SAVE_XD(int m,n) /* FMOV XDm,@-Rn */
   store quad(XD[m>>1], R[n]-8);
   R[n] -= 8;
   pc += 2;
}
void FMOV_INDEX_LOAD_XD(int m,n) /* FMOV @(R0,Rm),XDn */
{
   load quad(R[0] + R[m], XD[n>>1]);
   pc += 2;
void FMOV INDEX STORE XD(int m,n) /* FMOV XDm,@(R0,Rn) */
     store quad(XD[m>>1], R[0] + R[n]);
    pc += 2;
void FMOV XDXD(int m,n)
                                  /* FMOV XDm, XDn */
     XD[n>>1] = XD[m>>1];
     pc += 2;
```

Possible Exceptions:

- Data TLB miss exception
- Data protection violation exception
- Initial page write exception
- Data address error

11 2 15	EMIT	Floating-point Multiply): Floating-Point Instruction	
11.5.15	LMIOL	r toating-point Multiply): r toating-Point Instruction	1

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FMUL	FRm,FRn	$FRn \times FRm \to FRn$	1111nnnnmmmm0010	1	_
1	FMUL	DRm,DRn	$DRn \times DRm \to DRn$	1111nnn0mmm00010	3	_

Description: When FPSCR.PR = 0: Arithmetically multiplies the two single-precision floating-point numbers in FRn and FRm, and stores the result in FRn.

When FPSCR.PR = 1: Arithmetically multiplies the two double-precision floating-point numbers in DRn and DRm, and stores the result in DRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn or DRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FMUL(int m,n)
{
    pc += 2;
        clear_cause();
    if((data_type_of(m) == sNaN) ||
            (data_type_of(n) == sNaN)) invalid(n);
    else if((data_type_of(m) == qNaN) ||
            (data_type_of(n) == qNaN)) qnan(n);
    else if((data_type_of(m) == DENORM) ||
            (data_type_of(n) == DENORM)) set_E();
    else switch (data_type_of(m) {
        case NORM: switch (data_type_of(n)) {
            case PZERO:
            case PZERO: zero(n,sign_of(m)^sign_of(n)); break;
            case PINF:
```

```
case NINF:
                                 inf(n, sign of(m) ^ sign of(n)); break;
                 default:
                                 normal fmul(m,n); break;
     }
            break;
        case PZERO:
        case NZERO: switch (data type of(n)){
            case PINF:
            case NINF: invalid(n); break;
            default: zero(n, sign of(m) sign of(n));break;
      }
            break;
         case PINF :
         case NINF : switch (data type of(n)){
             case PZERO:
             case NZERO: invalid(n); break;
             default:
                             inf(n,sign of(m)^sign of(n));break
             break;
}
```

FMUL Special Cases (FPSCR.PR = 0)

FMUL				FRn				
FRm	+NORM	-NORM	+0	-0	+inf	–inf	qNaN	sNaN
+NORM	FMUL		+0	-0	+inf	-inf		
-NORM			-0	+0	-inf	+inf		
+0	+0	-0	+0	-0				
-0	-0	+0	-0	+0		invalid		
+inf	+inf	-inf			+inf	-inf		
–inf	-inf	+inf		invalid	-inf	+inf		
qNaN		•	•		•		qNaN	
sNaN								invalid

Note: When DN = 0, calculation for denormalized numbers is the same as for normalized numbers.

FMUL Special Cases (FPSCR.PR = 1)

FMUL				D	Rn					
DRm	+NORM	-NORM	+DENORM	-DENORM	+0	-0	+inf	-inf	qNaN	sNaN
+NORM	FMUL				+0	-0	+inf	-inf		
-NORM					-0	+0	-inf	+inf		
+DENORM					+0	-0	+inf	-inf		
-DENORM				Error	-0	+0	-inf	+inf		
+0	+0	-0	+0	-0	+0	-0				
-0	-0	+0	-0	+0	-0	+0		invalid		
+inf	+inf	-inf	+inf	-inf			+inf	-inf		
–inf	-inf	+inf	-inf	+inf		invalid	-inf	+inf		
qNaN									qNaN	
sNaN										invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Overflow

Generation of overflow-exception traps

FPSCR.PR = 0: (exponent of FRn) + (exponent of FRm) – H'7F is not less than H'FE

FPSCR.PR = 1: (exponent of DRn) + (exponent of DRm) - H'3FF is not less than H'7FE

Underflow

Generation of underflow-exception traps

FPSCR.PR = 0:

When both FRn and FRm are normalized numbers: (exponent of FRn) + (exponent of FRm) – H'7F is not more than H'00

When at least FRn or FRm is not a normalized number: (exponent of FRn) + (exponent of FRm) - H'7F is not more than H'18

FPSCR.PR = 1: (exponent of DRn) + (exponent of DRm) – H'3FF is not more than H'000

Inexact



11.3.16 FNEG (Floating-point Negate Value): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FNEG FRn	FRn ^ H'80000000 \rightarrow FRn	1111nnnn01001101	1	_
1	FNEG DRn	DRn ^ H'8000000000000000000000000000000000000	1111nnn001001101	1	_

Description: This instruction inverts the most significant bit (sign bit) of the contents of floating-point register FRn/DRn, and stores the result in FRn/DRn.

The cause and flag fields in FPSCR are not updated.

Notes: None

Operation:

```
void FNEG (int n) {
    FR[n] = -FR[n];
    pc += 2;
}
/* Same operation is performed regardless of precision. */
```

11.3.17 FPCHG (Pr-bit Change): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0/1	FPCHG	\sim FPSCR.PR \rightarrow FPSCR.PR	11110111111111101	1	_

Description: This instruction inverts the PR bit of the floating-point status register FPSCR. The value of this bit selects single-precision or double-precision operation.

Notes: None

Operation:

```
void FPCHG(){/* FPCHG */}
{
FPSCR ^= 0x00080000; /* bit 19 */
PC += 2;
}
```

11.3.18 FRCHG (FR-bit Change): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FRCHG	${\sim}FPSCR.FR \to FPSCR.FR$	1111101111111101	1	_
1	_	reserved	_	_	_

Description: This instruction inverts the FR bit in floating-point register FPSCR. When the FR bit in FPSCR is changed, FR0 to FR15 in FPR0_BANK0 to FPR15_BANK0 and FPR0_BANK1 to FPR15_BANK1 become XR0 to XR15, and XR0 to XR15 become FR0 to FR15. When FPSCR.FR = 0, FPR0_BANK0 to FPR15_BANK0 correspond to FR0 to FR15, and FPR0_BANK1 to FPR15_BANK1 correspond to XR0 to XR15. When FPSCR.FR = 1, FPR0_BANK1 to FPR15_BANK1 correspond to FR0 to FR15, and FPR0_BANK0 to FPR15_BANK0 correspond to XR0 to XR15.

Notes: None

Operation:

11.3.19 FSCA (Floating Point Sine And Cosine Approximate): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FSCA FPUL, DRn	$sin(FPUL) \to FRn$	1111nnn011111101	3	_
		$cos(FPUL) \rightarrow FR[n+1]$			
1	_	reserved	_	_	

Description: This instruction calculates the sine and cosine approximations of FPUL (absolute error is within $\pm 2^{-21}$) as single-precision floating point values, and places the values of the sine and cosine in FRn and FR[n + 1], respectively. Since this instruction is an approximate operation instruction, an imprecision exception is always required (even if the input is a 0, the result is imprecise).

When FPSCR.enable.I is set, an FPU exception trap is generated. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn and FR[n + 1] is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FSCA(int n) {
    float angle;
    long offset = 0x00010000;
    long fraction = 0x0000ffff;
    case((FPSCR.PR){
      0: clear cause();
               set I();
      /* extract sub-rotation (fraction) part */
               fraction &= FPUL;
      /* convert to float */
               angle = fraction;
      /* convert to radian */
               angle = 2*M PI*angle / offset;
               FR[n] ~= sin(angle)
               FR[n+1] \sim = cos(angle)
               pc += 2; break;
```

```
1: undefined_operation(); /* reserved */
}
```

Data Format of Source Operand:

Angle is specified as shown below, i.e., as a signed fraction in twos complement. The result of sin/cos is a single-precision floating-point number.

0x7FFFFFF to $0x00000001:360 \times 2^{15} - 360/2^{16}$ to $360/2^{16}$ degrees

0x00000000 : 0 degree

0xffffffff to 0x80000000 : $-360/2^{16}$ to -360×2^{15} degrees

Possible Exceptions:

Inexact

11.3.20 FSCHG (Sz-bit Change): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FSCHG	${\sim}FPSCR.SZ \to FPSCR.SZ$	11110011111111101	1	_
1	_	reserved	_	_	_

Description: This instruction inverts the SZ bit of the floating-point status register FPSCR. Changing the value of the SZ bit in FPSCR switches the amount of data for transfer by the FMOV instruction between one single-precision data and a pair of single-precision data. When FPSCR.SZ = 0, an FMOV instruction transfers a single-precision number. When FPSCR.SZ = 1, the FMOV instruction transfers a pair of single-precision numbers.

Notes: None

Operation:

11.3.21 FSQRT (Floating-point Square Root): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FSQRT	FRn	$sqrt\;(FRn)^*\toFRn$	1111nnnn01101101	14	_
1	FSQRT	DRn	$sqrt\;(DRn)^*\toDRn$	1111nnn001101101	30	_

Note: * sqrt(FRn) and sqrt(DRn) are the square roots of FRn and DRn, respectively.

Description: When FPSCR.PR = 0: Finds the arithmetical square root of the single-precision floating-point number in FRn, and stores the result in FRn.

When FPSCR.PR = 1: Finds the arithmetical square root of the double-precision floating-point number in DRn, and stores the result in DRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn or DRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
void FSQRT(int n) {
     pc += 2;
     clear_cause();
     switch(data type of(n)){
         case NORM
                        if(sign of(n) == 0) normal fsqrt(n);
                              invalid(n); break;
                   else
                        if(sign of(n) == 0) set E();
         case DENORM:
                   else
                              invalid(n); break;
         case PZERO :
         case NZERO :
         case PINF
                          break:
         case NINF
                          invalid(n); break;
         case qNaN :
                          gnan(n); break;
         case sNaN :
                          invalid(n); break;
     }
```

```
void normal fsqrt(int n)
{
union {
      float f;
      int 1;
      dstf,tmpf;
union {
      double d;
      int 1[2];
      dstd, tmpd;
}
union {
      int double x;
      int 1[4];
}
      tmpx;
      if(FPSCR PR == 0) {
         tmpf.f = FR[n]; /* save destination value */
         dstf.f = sqrt(FR[n]); /* round toward nearest or even */
         tmpd.d = dstf.f; /* convert single to double */
         tmpd.d *= dstf.f;
         if(tmpf.f != tmpd.d) set I();
         if((tmpf.f < tmpd.d) && (FPSCR RM == 1))</pre>
             dstf.l -= 1; /* round toward zero */
         if(FPSCR & ENABLE I) fpu exception trap();
         else
                                  FR[n] = dstf.f;
      } else {
         tmpd.d = DR[n>>1]; /* save destination value */
         dstd.d = sqrt(DR[n>>1]); /* round toward nearest or even */
         tmpx.x = dstd.d; /* convert double to int double */
         tmpx.x *= dstd.d;
         if(tmpd.d != tmpx.x) set I();
         if((tmpd.d < tmpx.x) && (FPSCR RM == 1)) {
             dstd.l[1] -= 1; /* round toward zero */
             if(dstd.l[1] == 0xfffffffff) dstd.l[0] -= 1;
         if(FPSCR & ENABLE I) fpu exception trap();
                                  DR[n>>1] = dstd.d;
         else
      }
```

FSQRT Special Cases:

FRn	+NORM	-NORM	+DENORM	-DENORM	+0	-0	+INF	-INF	qNaN	sNaN
FSQRT (FRn)	SQRT	Invalid	Error	Error	+0	-0	+INF	Invalid	qNaN	Invalid

Note: When DN = 1, the value of a denormalized number is treated as 0.

Possible Exceptions:

- FPU error
- Invalid operation
- Inexact

11.3.22 FSRRA (Floating Point Square Reciprocal Approximate): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle	T Bit
0	FSRRA FRn	1/ $sqrt(FRn)^* \rightarrow FRn$	1111nnnn01111101	1	_
1	_	reserved	_	_	_

Note: * sqrt(FRn) is the square root of FRn.

Description: This instruction takes the approximate inverse of the arithmetic square root (absolute error is within $\pm 2^{-21}$) of the single-precision floating-point in FRn and writes the result to FRn. Since the this instruction operates by approximation, an imprecision exception is required when the input is a normalized value. In other cases, the instruction does not require an imprecision exception.

When FPSCR.enable.I is set, an FPU exception trap is generated. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

```
Void FSRRA(int n) {
   case(FPSCR.PR) {
       0: fsrra single(n); break;
       1: undefined operation();
                                     break:
   }
   PC += 2;
}
   fsrra single(int n)
   clear cause();
   case(data_type_of(n)){
       NORM: if (sign of (n) == 0)
          set I();
          FR[n] = 1/sqrt(FR[n]);
          else invalid(n); break;
       DENORM:
                 if(sign of(n) == 0)
          fpu error(); break;
```

```
else invalid(n); break
PZERO:
NZERO: dz(n,sign_of(n)); break;
PINF: FR[n]=0;break;
NINF: invalid(n); break;
qNAN: qnan(n); break;
sNAN invalid(n); break;
}
```

FSRRA Special Cases

FRn	+NORM	-NORM	+DENORM	-DENORM	+0	-0	+INF	-INF	qNaN	sNaN
FSRRA(FRn)	1/SQRT	Invalid	Error	Invalid	DZ	DZ	+0	Invalid	qNaN	Invalid

Note: When DN = 1, the value of denormalized number is treated as 0.

Possible Exceptions:

- FPU error
- Invalid operation
- Divided by Zero
- Inexact

11.3.23 FSTS (Floating-point Store System Register): Floating-Point Instruction

PR	Format	Operation	Instruction Code	Cycle T Bit
0/1	FSTS FPUL, FRn	$FPUL \to FRn$	1111nnnn00001101	1 —

Description: This instruction transfers the contents of system register FPUL to floating-point register FRn.

Notes: None

Operation:

```
void FSTS(int n, float *FPUL)
{
    FR[n] = *FPUL;
    pc += 2;
}
```

Possible Exceptions: None

	11.3.24	FSUB (Floating-p	oint Subtr	act): Floatin	g-Point Inst	ruction
--	---------	--------	------------	------------	---------------	--------------	---------

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FSUB	FRm,FRn	$FRn\text{-}FRm\toFRn$	1111nnnnmmmm0001	1	_
1	FSUB	DRm,DRn	$DRn\text{-}DRm\toDRn$	1111nnn0mmm00001	1	_

Description: When FPSCR.PR = 0: Arithmetically subtracts the single-precision floating-point number in FRm from the single-precision floating-point number in FRn, and stores the result in FRn.

When FPSCR.PR = 1: Arithmetically subtracts the double-precision floating-point number in DRm from the double-precision floating-point number in DRn, and stores the result in DRn.

When FPSCR.enable.I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When FPSCR.enable.O/U is set, FPU exception traps are generated on actual generation by the FPU exception source and on the satisfaction of certain special conditions that apply to this the instruction. These special conditions are described in the remaining parts of this section. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FRn or DRn is not updated. Appropriate processing should therefore be performed by software.

Operation

```
void FSUB (int m,n)
     pc += 2;
     clear cause();
     if((data type of(m) == sNaN) | |
         (data type of(n) == sNaN)) invalid(n);
     else if((data type of(m) == qNaN) ||
             (data type of(n) == qNaN)) qnan(n);
     else if((data type of(m) == DENORM) ||
              (data type of (n) == DENORM)) set E();
     else switch (data_type_of(m)){
         case NORM: switch (Pe-of(n)) {
             case NORM: normal faddsub(m,n,SUB); break;
             case PZERO:
             case NZERO: register copy(m,n); FR[n] = -FR[n]; break;
             default:
                             break:
```

```
break;
        case PZERO: break;
        case NZERO: switch (data_type_of(n)) {
            case NZERO: zero(n,0); break;
            default:
                            break;
                    break;
        case PINF: switch (data type of(n)){
                           invalid(n);
            case PINF:
                                           break;
            default:
                           inf(n,1);
                                           break;
         }
            break;
        case NINF: switch (data_type_of(n)){
                           invalid(n);
            case NINF:
                                           break;
            default:
                           inf(n,0);
                                           break;
         }
                   break;
     }
}
```

FSUB Special Cases

FSUB		FRn,DRn									
FRm,DRm	+NORM	-NORM	+0	-0	+inf	–inf	qNaN	sNaN			
+NORM	FSUB			•							
-NORM											
+0				-0							
- 0			+0	<u>-</u>	+inf						
+inf				–inf	invalid	–inf					
–inf					+inf	invalid					
qNaN						•	qNaN				
sNaN								invalid			

Notes: When DN = 1, the value of a denormalized number is treated as 0.

When ${\sf DN}=0$, calculation for denormalized numbers is the same as for normalized numbers.

Possible Exceptions and Overflow/Underflow Exception Trap Generating Conditions:

- FPU error
- Invalid operation
- Overflow

Generation of overflow-exception traps

FPSCR.PR = 0: FRn and FRm have the different signs and the exponent of at least one value is H'FE

FPSCR.PR = 1: DRn and DRm have the different signs and the exponent of at least one value is H'7FE

Underflow

Generation of underflow-exception traps

FPSCR.PR = 0: FRn and FRm have same sign and neither has an exponent greater than H'18 FPSCR.PR = 1: DRn and DRm have same sign and neither has an exponent greater than H'035

Inexact

11.3.25 FTRC (Floating-point Truncate and Convert to integer): Floating-Point Instruction

PR	Format		Operation	Instruction Code	Cycle	T Bit
0	FTRC	FRm, FPUL	$(long)FRm \to FPUL$	1111mmmm00111101	1	_
1	FTRC	DRm, FPUL	$(long)DRm \to FPUL$	1111mmm000111101	1	

Description: When FPSCR.PR = 0: Converts the single-precision floating-point number in FRm to a 32-bit integer, and stores the result in FPUL.

When FPSCR.PR = 1: Converts the double-precision floating-point number in DRm to a 32-bit integer, and stores the result in FPUL.

The rounding mode is always truncation.

Notes: None

Operation:

```
#define N INT SINGLE RANGE 0xcf000000 & 0x7ffffffff /* -1.000000 * 2^31 */
#define P INT SINGLE RANGE 0x4effffff /* 1.fffffe * 2^30 */
#define N INT DOUBLE RANGE 0xcle0000000200000 & 0x7fffffffffffffff
#define P INT DOUBLE RANGE 0x41e0000000000000
void FTRC(int m, int *FPUL)
     pc += 2;
     clear cause();
     if(FPSCR.PR==0){
          case(ftrc single type of(m)){
                    *FPUL = FR[m];
          NORM:
          PINF:
                    ftrc invalid(0,*FPUL); break;
                    ftrc invalid(1,*FPUL); break;
          NINF:
     }
```

```
else{
                           /* case FPSCR.PR=1 */
         case(ftrc double type of(m)){
         NORM:
                  *FPUL = DR[m>>1]; break;
               ftrc invalid(0,*FPUL); break;
         PINF:
                 ftrc invalid(1, *FPUL); break;
         NINF:
     }
int ftrc signle type of (int m)
     if(sign of(m) == 0)
        if(FR HEX[m] > 0x7f800000) return(NINF); /* NaN */
        else if(FR HEX[m] > P INT SINGLE RANGE)
                   return(PINF); /* out of range, +INF */
                   return(NORM); /* +0,+NORM
        else
                                                        * /
     } else {
        if((FR HEX[m] & 0x7ffffffff) > N INT SINGLE RANGE)
                   return(NINF); /* out of range ,+INF,NaN*/
        else
                   return(NORM); /* -0,-NORM
     }
int ftrc double type of (int m)
     if(sign_of(m) == 0)
        if((FR HEX[m] > 0x7ff00000) | |
          ((FR HEX[m] == 0x7ff00000) \&\&
            (FR HEX[m+1] != 0x00000000))) return(NINF); /* NaN */
        else if(DR HEX[m>>1] >= P INT DOUBLE RANGE)
                   return(PINF); /* out of range, +INF */
        else
                  return(NORM);
                                  /* +0,+NORM
                                                        * /
     } else {
        if((DR HEX[m>>1] & 0x7fffffffffffffff) >= N INT DOUBLE RANGE)
                   return(NINF); /* out of range ,+INF,NaN*/
                   return(NORM); /* -0,-NORM
        else
     }
void ftrc invalid(int sign, int *FPUL)
```

FTRC Special Cases

FRn,DRn	NORM	+0		Positive Out of Range	Negative Out of Range	+INF	-INF	qNaN	sNaN
FTRC (FRn,DRn)	TRC	0	0	Invalid +MAX	Invalid -MAX	Invalid +MAX	Invalid -MAX	Invalid -MAX	Invalid -MAX

Note: When DN = 1, the value of a denormalized number is treated as 0.

Possible Exceptions:

• Invalid operation

11.3.26 FTRV (Floating-point Transform Vector): Floating-Poin	FTRV (Floating-po	int Transform	Vector): Floati	ing-Point Instruction
---	-------------------	---------------	-----------------	-----------------------

PR	Forma	nt	Operation	Instruction Code	Cycle	T Bit
0	FTRV	XMTRX,FVn	$\begin{array}{c} transform_vector \\ (XMTRX,FVn) \rightarrow FVn \end{array}$	1111nn0111111101	4	_
1	_		reserved	_	_	_

Description: When FPSCR.PR = 0: This instruction takes the contents of floating-point registers XF0 to XF15 indicated by XMTRX as a 4-row \times 4-column matrix, takes the contents of floating-point registers FR[n] to FR[n + 3] indicated by FVn as a 4-dimensional vector, multiplies the array by the vector, and stores the results in FV[n].

XMTRX			_	_	FVn	_	FVn	
XF[0]	XF[4]	XF[8]	XF[12]		FR[n]		FR[n]	
XF[1]	XF[5]	XF[9]	XF[13]	×	FR[n+1]	\rightarrow	FR[n+1]	
XF[2]	XF[6]	XF[10]	XF[14]		FR[n+2]		FR[n+2]	
XF[3]	XF[7]	XF[11]	XF[15]		FR[n+3]		FR[n+3]	

The FTRV instruction is intended for speed rather than accuracy, and therefore the results will differ from those obtained by using a combination of FADD and FMUL instructions. The FTRV execution sequence is as follows:

- 1. Multiplies all terms. The results are 28 bits long.
- 2. Aligns these results, rounding them to fit within 30 bits.
- 3. Adds the aligned values.
- 4. Performs normalization and rounding.

Special processing is performed in the following cases:

- 1. If an input value is an sNaN, an invalid exception is generated.
- 2. If the input values to be multiplied include a combination of 0 and infinity, an invalid operation exception is generated.
- 3. In cases other than the above, if the input values include a qNaN, the result will be a qNaN.
- 4. In cases other than the above, if the input values include infinity:
 - a. If multiplication results in two or more infinities and the signs are different, an invalid exception will be generated.
 - b. Otherwise, correct infinities will be stored.
- 5. If the input values do not include an sNaN, qNaN, or infinity, processing is performed in the normal way.

When FPSCR.enable.V/O/U/I is set, an FPU exception trap is generated regardless of whether or not an exception has occurred. When an exception occurs, correct exception information is reflected in FPSCR.cause and FPSCR.flag, and FVn is not updated. Appropriate processing should therefore be performed by software.

Notes: None

Operation:

```
void FTRV (int n) /* FTRV FVn */
float saved vec[4], result vec[4];
int saved fpscr;
int dst,i;
     if(FPSCR PR == 0) {
         PC += 2;
         clear cause();
         saved fpscr = FPSCR;
         FPSCR &= ~ENABLE VOUI; /* mask VOUI enable */
         dst = 12 - n;
                                /* select other vector than FVn */
         for(i=0;i<4;i++) saved vec [i] = FR[dst+i];
         for(i=0;i<4;i++)
             for(j=0;j<4;j++) FR[dst+j] = XF[i+4j];
             fipr(n,dst);
             saved fpscr |= FPSCR & (CAUSE|FLAG) ;
             result vec [i] = FR[dst+3];
         for(i=0;i<4;i++)
                            FR[dst+i] = saved vec [i];
         FPSCR = saved fpscr;
         if (FPSCR & ENABLE VOUI) fpu exception trap();
                 for(i=0;i<4;i++) FR[n+i] = result vec [i];
     else undefined_operation();
}
```

Possible Exceptions:

- Invalid operation
- Overflow
- Underflow
- Inexact

Section 12 List of Registers

The address map gives information on the on-chip I/O registers and is configured as described below.

(1) Register Addresses (by functional module, in order of the corresponding section numbers)

- Descriptions by functional module, in order of the corresponding section numbers
- Access to reserved addresses which are not described in this list is disabled.

(2) Register States in Each Operating Mode

- Register states are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- For the initial state of each bit, refer to the description of the register in the corresponding section.
- The register states described are for the basic operating modes. If there is a specific reset for an on-chip module, refer to the section on that on-chip module.

12.1 Register Addresses (by Functional Module, in Order of the Corresponding Section Numbers)

Entries under Access size indicates numbers of bits.

Note: Access to undefined or reserved addresses is prohibited. Since operation or continued operation is not guaranteed when these registers are accessed, do not attempt such access.

Module	Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Access Size
Exception handling	TRAPA exception register	TRA	R/W	H'FF00 0020	H'1F00 0020	32
	Exception event register	EXPEVT	R/W	H'FF00 0024	H'1F00 0024	32
	Interrupt event register	INTEVT	R/W	H'FF00 0028	H'1F00 0028	32
	Non-support detection exception register	EXPMASK	R/W	H'FF2F 0004	H'1F2F 0004	32
MMU	Page table entry high register	PTEH	R/W	H'FF00 0000	H'1F00 0000	32
	Page table entry low register	PTEL	R/W	H'FF00 0004	H'1F00 0004	32
	Translation table base register	TTB	R/W	H'FF00 0008	H'1F00 0008	32
	TLB exception address register	TEA	R/W	H'FF00 000C	H'1F00 000C	32
	MMU control register	MMUCR	R/W	H'FF00 0010	H'1F00 0010	32
	Page table entry assistance register	PTEA	R/W	H'FF00 0034	H'1F00 0034	32
	Physical address space control register	PASCR	R/W	H'FF00 0070	H'1F00 0070	32
	Instruction re-fetch inhibit control register	IRMCR	R/W	H'FF00 0078	H'1F00 0078	32



Module	Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Access Size
Cache	Cache control register	CCR	R/W	H'FF00 001C	H'1F00 001C	32
	Queue address control register 0	QACR0	R/W	H'FF00 0038	H'1F00 0038	32
	Queue address control register 1	QACR1	R/W	H'FF00 003C	H'1F00 003C	32
	On-chip memory control register	RAMCR	R/W	H'FF00 0074	H'1F00 0074	32
On-chip memory	OL memory transfer source address register 0	LSA0	R/W	H'FF00 0050	H'1F00 0050	32
	OL memory transfer source address register 1	LSA1	R/W	H'FF00 0054	H'1F00 0054	32
	OL memory transfer destination address register 0	LDA0	R/W	H'FF00 0058	H'1F00 0058	32
	OL memory transfer destination address register 1	LDA1	R/W	H'FF00 005C	H'FF00 005C	32
UBC	Match condition setting register 0	CBR0	R/W	H'FF20 0000	H'1F20 0000	32
	Match operation setting register	CRR0	R/W	H'FF20 0004	H'1F20 0004	32
	Match address setting register	CAR0	R/W	H'FF20 0008	H'1F20 0008	32
	Match address mask setting register	CAMR0	R/W	H'FF20 000C	H'1F20 000C	32
	Match condition setting register 1	CBR1	R/W	H'FF20 0020	H'1F20 0020	32
	Match operation setting register 1	CRR1	R/W	H'FF20 0024	H'1F20 0024	32
	Match address setting register 1	CAR1	R/W	H'FF20 0028	H'1F20 0028	32
	Match address mask setting register 1	CAMR1	R/W	H'FF20 002C	H'1F20 002C	32
	Match data setting register	CDR1	R/W	H'FF20 0030	H'1F20 0030	32

Module	Name	Abbreviation	R/W	P4 Address*	Area 7 Address*	Access Size
UBC	Match data mask setting register 1	CDMR1	R/W	H'FF20 0034	H'1F20 0034	32
	Execution count break register 1	CETR1	R/W	H'FF20 0038	H'1F20 0038	32
	Channel match flag register	CCMFR	R/W	H'FF20 0600	H'1F20 0600	32
	Break control register	CBCR	R/W	H'FF20 0620	H'1F20 0620	32

Note: * The P4 address is the address used when using P4 area in the virtual address space. The area 7 address is the address used when accessing from area 7 in the physical address space using the TLB.



12.2 Register States in Each Operating Mode

Module	Name	Abbreviation	Power-on Reset	Manual Reset	Sleep	Standby
Exception handling	TRAPA exception register	TRA	Undefined	Undefined	Retained	Retained
	Exception event register	EXPEVT	H'0000 0000	H'0000 0020	Retained	Retained
	Non-support detection exception register	EXPMASK	Initialized (Depends on the product)	Initialized (Depends on the product)	Retained	Retained
	Interrupt event register	INTEVT	Undefined	Undefined	Retained	Retained
MMU	Page table entry high register	PTEH	Undefined	Undefined	Retained	Retained
	Page table entry low register	PTEL	Undefined	Undefined	Retained	Retained
	Translation table base register	TTB	Undefined	Undefined	Retained	Retained
	TLB exception address register	TEA	Undefined	Retained	Retained	Retained
	MMU control register	MMUCR	H'0000 0000	H'0000 0000	Retained	Retained
	Page table entry assistance register	PTEA	Undefined	Undefined	Retained	Retained
	Physical address space control register	PASCR	H'0000 0000	H'0000 0000	Retained	Retained
	Instruction re-fetch inhibit control register	IRMCR	H'0000 0000	H'0000 0000	Retained	Retained
Cache	Cache control register	CCR	H'0000 0000	H'0000 0000	Retained	Retained
	Queue address control register 0	QACR0	Undefined	Undefined	Retained	Retained
	Queue address control register 1	QACR1	Undefined	Undefined	Retained	Retained
	On-chip memory control register	RAMCR	H'0000 0000	H'0000 0000	Retained	Retained

Module	Name	Abbreviation	Power-on Reset	Manual Reset	Sleep	Standby
On-chip memory	OL memory transfer source address register 0	LSA0	Undefined	Undefined	Retained	Retained
	OL memory transfer source address register 1	LSA1	Undefined	Undefined	Retained	Retained
	OL memory transfer destination address register 0	LDA0	Undefined	Undefined	Retained	Retained
	OL memory transfer destination address register 1	LDA1	Undefined	Undefined	Retained	Retained
UBC	Match condition setting register 0	CBR0	H'2000 0000	Retained	Retained	Retained
	Match operation setting register	CRR0	H'0000 2000	Retained	Retained	Retained
	Match address setting register	CAR0	Undefined	Retained	Retained	Retained
	Match address mask setting register	CAMR0	Undefined	Retained	Retained	Retained
	Match condition setting register 1	CBR1	H'2000 0000	Retained	Retained	Retained
	Match operation setting register 1	CRR1	H'0000 2000	Retained	Retained	Retained
	Match address setting register 1	CAR1	Undefined	Retained	Retained	Retained
	Match address mask setting register 1	CAMR1	Undefined	Retained	Retained	Retained
	Match data setting register 1	CDR1	Undefined	Retained	Retained	Retained
	Match data mask setting register 1	CDMR1	Undefined	Retained	Retained	Retained
	Execution count break register 1	CETR1	Undefined	Retained	Retained	Retained
	Channel match flag register	CCMFR	H'0000 0000	Retained	Retained	Retained
	Break control register	CBCR	H'0000 0000	Retained	Retained	Retained



Appendix

A. CPU Operation Mode Register (CPUOPM)

The CPUOPM is used to control the CPU operation mode. This register can be read from or written to the address H'FF2F0000 in P4 area or H'1F2F0000 in area 7 as 32-bit size.

The write value to the reserved bits should be the initial value.

The operation is not guaranteed if the write value is not the initial value.

The CPUOPM register should be updated by the CPU MOV instruction and not by the access from SuperHyway bus master except CPU.

After the CPUOPM is updated, read CPUOPM once, and execute one of the following two methods.

- 1. Execute a branch using the RTE instruction.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).

After one of these methods are executed, it is guaranteed that the CPU runs under the updated CPUOPM value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_			_	_		_	_	_		_	-	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	_	_	_	_	_	_	_	RABD	_	INTMU	_	_	_
Initial value:	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 6	_	H'000000F	R	Reserved
				The write value must be the initial value.
5	RABD	0	R/W	Speculative execution bit for subroutine return
				0: Instruction fetch for subroutine return is issued speculatively. When this bit is set to 0, refer to appendix C, Speculative Execution for Subroutine Return.
				Instruction fetch for subroutine return is not issued speculatively.
4	_	0	R	Reserved
				The write value must be the initial value.
3	INTMU	0	R/W	Interrupt mode switch bit
				SR.IMASK is not changed when an interrupt is accepted.
				1: SR.IMASK is changed to the accepted interrupt level.
2 to 0	_	All 0	R	Reserved
				The write value must be the initial value.



B. Instruction Prefetching and Its Side Effects

This LSI is provided with an internal buffer for holding pre-read instructions, and always performs pre-reading. Therefore, program code must not be located in the last 64-byte area of any memory space. If program code is located in these areas, a bus access for instruction prefetch may occur exceeding the memory areas boundary. A case in which this is a problem is shown below.




Figure B.1 Instruction Prefetch

Figure B.1 presupposes a case in which the instruction (ADD) indicated by the program counter (PC) and the address H'04000002 instruction prefetch are executed simultaneously. It is also assumed that the program branches to an area other than area 1 after executing the following JMP instruction and delay slot instruction.

In this case, a bus access (instruction prefetch) to area 1 may unintentionally occur from the programming flow.

Instruction Prefetch Side Effects

- 1. It is possible that an external bus access caused by an instruction prefetch may result in misoperation of an external device, such as a FIFO, connected to the area concerned.
- 2. If there is no device to reply to an external bus request caused by an instruction prefetch, hangup will occur.

Remedies

- 1. These illegal instruction fetches can be avoided by using the MMU.
- 2. The problem can be avoided by not locating program code in the last 64 bytes of any area.

C. Speculative Execution for Subroutine Return

The SH-4A has the mechanism to issue an instruction fetch speculatively when returning from subroutine. By issuing an instruction fetch speculatively, the execution cycles to return from subroutine may be shortened.

This function is enabled by setting 0 to the bit 5 (RABD) of CPU Operation Mode register (CPUOPM). But this speculative instruction fetch may issue the access to the address that should not be accessed from the program. Therefore, a bus access to an unexpected area or an internal instruction address error may cause a problem. As for the effect of this bus access to unexpected memory area, refer to appendix B, Instruction Prefetching and Its Side Effects.

Usage Condition: When the speculative execution for subroutine return is enabled, the RTS

instruction should be used to return to the address set in PR by the JSR, BSR, or BSRF instructions. It can prevent the access to unexpected address and avoid the problem.





D. Version Registers (PVR, PRR)

The SH-4A has the read-only registers which show the version of a processor core, and the version of a product. By using the value of these registers, it becomes possible to be able to distinguish the version and product of a processor from software, and to realize the scalability of the high system. Since the values of the version registers differ for every product, please refer to the hardware manual or contact Renesas Technology Corp..

Note: The bit 7 to bit 0 of PVR register and the bit 3 to bit 0 of PRR register should be masked by the software.

Table D.1 Register Configuration

Register Name	Abbr.	R/W	P4 Address	Area 7 Address	Size
Processor version register	PVR	R	H'FF000030	H'1F000030	32
Product register	PRR	R	H'FF000044	H'1F000044	32

Processor Version Register (PVR):

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				CI	HIP							VE	R			
Initial value:	0	0	0	1	0	0	0	0	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				С	UT				_	_	_	_	_	_	_	_
Initial value:	*	*	*	*	*	*	*	*			_		_	_		
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 24	CHIP	H'10	R	Processor Family
				The read value is always H'10 in the SH-4A.
23 to 16	VER	*	R	Major Version
				This value is changed when performing major enhancement of the architecture. This manual covers the product whose value of VER bits are H'30 or greater.
15 to 8	CUT	*	R	Minor Version
				This value is changed when performing minor enhancement of the architecture. It differs from one product to another.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	Undefined	R	This value is undefined. It should be masked by software when using it.

Note: * This value depends on a product.

Product Register (PRR):

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_							_	_	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Pro	duct					С	UT		_	_	_	_
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	_	_	_	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				For details on reading from or writing to these bits, see description in General Precautions on Handling of Product.
15 to 8	Product	*	R	Major Version
				This value is changed when performing major enhancement of the product. It differs from one product to another.
7 to 4	CUT	*	R	Minor Version
				This value is changed when performing minor enhancement of the product. It differs from one product to another.
3 to 0	_	Undefined	R	This value is undefined. It should be masked by software when using it.

Note: * This value depends on a product.



Main Revisions for This Edition

Item	Page	Page Revision (See Manual for Details)							
1.4 Changes from SH-4 to	9	Table amend	ded						
SH-4A (PVR.VER = H'20)		Section No. and Name	Sub- section	Sub-section Name	Changes				
Table 1.3 Changes from SH-4 to SH-4A (PVR.VER =		4. Pipelining	4.1	Pipelines	The number of stages in the pipeline is changed from five to seven.				
H'20)			4.2	Parallel- Executability	9 instructions are added as CPU instructions.				
					3 instructions are added as FPU instructions.				
					Instruction group and parallel execution combinations are modified.				
			4.3	Issue Rates and Execution Cycles	The number of execution cycles is modified.				
	10	Table amend	ded						
		Section No. and Name	Sub- section	Sub-section Name	Changes				
		7. Memory Management Unit	7.2.7	Physical Address Space Control Register (PASCR)	Newly added				
			7.2.8	Instruction Re- Fetch Inhibit Control Register (IRMCR)	Newly added.				
			7.3	TLB Functions	Space attribute bits (SA [2:0]) and timing control bit (TC) are deleted from the TLB.				
			7.5.5	Avoiding Synonym Problems	The corresponding bits are modified according to the cache size change and the index mode deletion.				
			7.6.1, 7.6.4	Instruction TLB Multiple Hit Exception and Data TLB Multiple Hit Exception	Multiple hits during the UTLB search caused by ITLB miss handling are changed to be handled as a TLB multiple hit instruction exception.				
			7.7	Memory-Mapped TLB Configuration	Data array 2 in the ITLB and UTLB is deleted.				
			7.7.4	UTLB Address Array	Associative writes to the UTLB address array are changed to not generate data TLB multiple hit exceptions.				
					Memory allocated addresses are changed from H'F6000000-H'F6FFFFF to H'F6000000-H'F60FFFF.				
			7.7.5	UTLB Data Array	Memory allocated addresses are changed from H'F7000000–H'F77FFFFF to H'F7000000–H'F70FFFFF.				
			7.8	32-Bit Address Extended Mode	Newly added.				

Item	Page	Revisio	on (See N	lanual for D	etails)			
2.2.1 Privileged Mode and	16	Table a	mended					
Banks		Туре	Register	'S	Initial Value*			
Table 2.1 Initial Register Values				K0 to R7_BANK0, K1 to R7_BANK1,	Undefined			
		Control regis	sters SR		MD bit = 1, RE IMASK = B'11 others (includi	11,		
				SR, SPC, SGR, DBR	Undefined			
			VBR		H'00000000			
Section 3 Instruction Set	33	Descrip	tion ame	nded				
		to and f 4A mov	rom men es byte-s	n floating-poin nory using qualize or word-s a is sign-exte	adword s size data	ize. Wł	nen the	SH-
3.3 Instruction Set	47,	Table a	mended					
Table 3.9 System Control Instructions	48	Instruction LDC Rn	Ope	ration → SGR) → SGR, Rm + 4 → Rn	Instruction 0100mmmm0 n 0100mmmm0	0111010 P	rivileged 1 rivileged - rivileged -	Γ Bit New New New
4.3 Issue Rates and	74	Table a	mended					
Execution Cycles		Functional Category	No. Instructi	on	Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Table 4.4 Issue Rates and		Single-	200 FSQRT	FRn	FE	1	14	6-15
Execution Cycles		precision floating-point	201 FSUB	FRm,FRn	FE	1	1	6-14
		instructions	202 FTRC	FRm,FPUL	FE	1	1	6-14
			203 FMOV 204 FMOV	DRm,DRn @Rm,DRn	LS	1	1	6-9
			205 FMOV	@Rm+,DRn	LS	1	1	6-9
			206 FMOV	@(R0,Rm),DRn	LS	1	1	6-9
			207 FMOV	DRm,@Rn	LS	1	1	6-9
			208 FMOV	DRm,@-Rn	LS	1	1	6-9
			209 FMOV	DRm,@(R0,Rn)	LS	1	1	6-9
	75		mended					
		Functional Category	No. Instruction	on	Instruction Group	Issue Rate		Execution Pattern
		Double-	210 FABS	DRn	LS	1	1	6-12
		precision floating-point	211 FADD	DRm,DRn	FE	1	1	6-16
		instructions	212 FCMP/E		FE	1	1	6-16
			213 FCMP/G		FE	1	1	6-16
			214 FCNVDS 215 FCNVSD		FE	1	1	6-16
			215 FCNVSD 216 FDIV	FPUL,DRn DRm,DRn	FE FE	1	30	6-16
			217 FLOAT	FPUL,DRn	FE	1	1	6-16
5.3.1 Exception Handling Flow	83	6. The	•	n code is wri				
			-	ent register (nt register (IN	-	or bits	13 to	of the

Rev. 2.00 Jan. 18, 2013 Page 542 of 550

R01US0060EJ0200



Item	Page	Revision (See Manual for Details)		
5.6.2 General Exceptions	95	Table amended			
(4) Data TLB Protection		EPR [5]	Read Permission in Privileged Mode		
Violation Exception		0	Read access not possible		
·		1	Read access possible		
Table 5.5 UTLB Protection					
Information (TLB Extended		EPR [4]	Write Permission in Privileged Mode		
Mode)		0	Write access not possible		
		1	Write access possible		
		EPR [2]	Read Permission in User Mode		
		0	Read access not possible		
		1	Read access possible		
		EPR [1]	Write Permission in User Mode		
		0	Write access not possible		
		1	Write access possible		
(5) Instruction TLB	97	Table amer	nded		
Protection Violation		EPR [5], EPR [3]	Execution Permission in Privileged Mode		
Exception		11, 01	Execution of instructions possible		
Table 5.7 ITLB Protection		10	Instruction fetch not possible		
Information (TLB Extended			Execution of Rn access by ICBI possible		
Mode)		00	Execution of instructions not possible		
7.8.5 Memory-Mapped	192	Description amended			
PMB Configuration		To enable t	the PMB to be managed by software, its		
		contents ca	an be read from and written to by a program		
		with a MOV	/.L instruction in privileged mode		
8.2.4 On-Chip Memory	211	Bit table an	nended		
Control Register (RAMCR)		Bit: 31 3	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16		
		Initial value: 0 (
		R/W: R			
		Bit: 15 1			
8.4.1 Read Operation	218	Description	amended		
		1. The tag	, V bit and LRU bits on each way are read		
		•	e cache line indexed by virtual address bits		
		[12:5].	o dadno inic indexed by virtual address ble		
8.4.2 Prefetch Operation	=	Description	amended		
		1. The tag	, V bit and LRU bits on each way are read		
		from the	e cache line indexed by virtual address bits		
		[12:5].	·		
		r -1-			

Item	Page	Revis	sion (Se	e Man	ual 1	for Details)
10.2.1 Match Condition	260	Table amended				
Setting Registers 0 and 1 (CBR0 and CBR1) CBR0		Bit	Bit Name	Initial Value	R/W	Description
		29 to 24	MFI	100000	R/W	Match Flag Specify Specifies the match flag to be included in the match conditions. 000000: MF0 bit of the CCMFR register
						000001: MF1 bit of the CCMFR register Others: Reserved (setting prohibited)
						Note: The initial value is the reserved value, but when 1 is written into CBR0[0], MFI must be set to 000000 or 000001. And note that the channel 0 is not hit when MFE bit of this register is 1 and MFI bits are 000000 in the condition of CCMFR.MFn = 0 (n = 0, 1).
• CBR1	262	Table	amend	ed		
		Bit	Bit Name	Initial Value	R/W	
		29 to 24	IVIFI	100000	R/W	Match Flag Specify Specifies the match flag to be included in the match conditions.
						000000: The MF0 bit of the CCMFR register
						000001: The MF1 bit of the CCMFR register Others: Reserved (setting prohibited)
						Note: The initial value is the reserved value, but when 1 is written into CBR1[0], MFI must be set to 000000 or 000001. And note that the channel 1 is not hit when MFE bit of this register is 1 and MFI bits are 000001 in the condition of CCMFR.MFn = 0 (n = 0, 1).



Item

Page Revision (See Manual for Details)

11.1.28 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction

347 Code amended

Operation:

```
...
}
if(S==1) {
    Res0 = MACL + Res0;
    if (MACL>Res0) Res2++;
    if (MACH & 0x00008000)

    Res2 += MACH | 0xFFFF0000;
    else Res2 += MACH&0x00007FFF;
```

348 Code amended

```
if(((long)Res2<0)&&(Res2 <
0xFFFF8000)) {
     Res2 = 0xFFFF8000;
     Res0 = 0x000000000;
}
if(((long)Res2>0)&&(Res2 >
0x00007FFF)) {
     Res2 = 0x00007FFF;
     Res0 = 0xFFFFFFFF;
};
MACH = Res2;
MACL = Res0;
```


Appendix

A. CPU Operation Mode Register (CPUOPM)

535 Description amended

The CPUOPM register should be updated by the CPU MOV instruction and not by the access from SuperHyway bus master except CPU.

Bit table amended



536 Table amended

Bit	Bit Name	Value	R/W	Description
5	RABD	0	R/W	Speculative execution bit for subroutine return
				Instruction fetch for subroutine return is issued speculatively. When this bit is set to 0, refer to appendix C, Speculative Execution for Subroutine Return.
				1: Instruction fetch for subroutine return is not issued

Initial



Index

Numerics 32-Bit address extended mode	Double-precision floating-point registers19
32-bit boot function	
	E
A	Effective address35
Address space identifier (ASID) 139	Exception flow86
Address translation	Exception handling77
Addressing modes35	Exception/interrupt codes84
Arithmetic operation instructions	Execution cycles67
ASID	
	F
В	Fixed-point transfer instructions41
Big endian	Floating-point control instructions52
Branch instructions	Floating-point double-precision
	instructions51
	Floating-point graphics acceleration
C	instructions52
Cacheability bit153	Floating-point registers 15, 19
Caches	Floating-point single-precision
Control registers14	instructions50
	FPU error
	FPU exception
D	FPU exception handling
Data address error	FPU Exception sources126
Data TLB miss exception 92, 174	
Data TLB multiple hit exception 174	
Data TLB multiple-hit exception91	G
Data TLB protection violation	General FPU disable exception104
exception	General FPU disable exceptions and
Delay slot	slot FPU disable exceptions
Delayed branches	General illegal instruction exception 102
Dirty bit	General interrupt request
Division by zero126	General registers
Double-precision floating-point	Geometric operation instructions 128
extended registers	

H	Notes on 32-bit boot	195
H-UDI reset		
	0	
I	Operand access cycle break	274
Inexact exception126	Overflow	126
Initial entries to PMB195		
Initial page write exception 94, 176	P	
Instruction address error 100	P0, P3, and U0 areas	135
Instruction execution state	P1 area	136
Instruction fetch cycle break	P2 area	136
Instruction set	P4 area	136
Instruction TLB miss exception 93, 172	Page size bits	153
Instruction TLB multiple hit	Pair single-precision data transfer	
exception	instructions	129
Instruction TLB protection violation	Physical address space	138
exception	Pipelining	53
Invalid operation126	Power-down state	29
Issue rates	Power-on reset	90
ITLB	PPN	153
ITLB address array 179	Pre-execution user break/	
ITLB data array180	post-execution user break	106
	Privileged mode	14
	Processing modes	14
L	Programming model	13
Little endian	Protection key data	153
Load-store architecture		
Logic operation instructions45		
	R	
	Registers	
M	CAMR0	264
Manual reset90	CAMR1	264
Memory management unit	CAR0	263
Memory-mapped registers27	CAR1	263
Multiple virtual memory mode	CBCR	270
•	CBR0	255
	CBR1	255
N	CCMFR	269
±1	CCD 202	525 527
NMI (nonmaskable interrupt) 108	CCR203	, 525, 521



CDR1	266	S	
CETR1	268	Sequential break	275
CPUOPM	529	SH-4A extended functions	
CRR0	261	Share status bit	153
CRR1	261	Shift instructions	46
DBR	23	Sign-extended	28
EXPEVT	79, 524, 527	Single virtual memory mode	
FPSCR	24, 121	Single-precision floating-point	
FPUL	124	extended	19
GBR	23	Single-precision floating-point	
INTEVT	80, 524, 527	extended register matrix	20
IRMCR	150, 524, 527	Single-precision floating-point	
LDA0	239, 525, 528	registers	19
LDA1	241, 525, 528	Single-precision floating-point vector	
LSA0	235, 525, 528	registers	19
LSA1	237, 525, 528	Slot FPU disable exception	105
MACH	23	Slot illegal instruction exception	
MACL	23	System control instructions	
MMUCR	144, 524, 527	System registers	
PASCR	148, 524, 527	System registers related to FPU	
PC	23	,	
PR	23		
PRR	534	Т	
PTEH	141, 524, 527	T bit	34
PTEL	142, 524, 527	Types of exceptions	
PVR	533	Types of exceptions	
QACR0	205, 525, 527		
QACR1	206, 525, 527	U	
RAMCR	207, 234, 525, 527	•	221
SGR	23	U memory addresses	
SPC	23	Unconditional trap	
SR	21	Underflow User break controller	
SSR	23		
TEA	144, 524, 527	User break operation	
TRA		User mode	
TTB	143, 524, 527	UTLB	
VBR	23	UTLB address array	
	84	UTLB data array	184
•	29		
	125		

${f W}$	
Write-through bit	154

Renesas 32-Bit RISC Microcomputer Software Manual SH-4A Extended Functions

Publication Date: Rev.2.00 Jan 18, 2013

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germar Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Cemter, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-8577-1816, Fax: +86-21-8587-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949

Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: +82-2-588-5141

© 2012 Renesas Electronics Corporation. All rights reserved.

SH-4A Extended Functions Software Manual

