

0	B"001_111_000_0000010",	--addi \$7,\$0,2	RD1 = 0, Ext-imm = 2, în \$7 se încarcă val 2 ALURES = 2
1	B"001_000_001_0000111",	--addi \$0,\$1,7	RD1 = 0, Ext-imm = 7, \$0 va avea val 7 ALURES = 7
2	B"001_010_001_0000000",	--addi \$2,\$1,0	RD1 = 0, Ext-imm = 0, \$2 va avea val 0 ALURES = 0
3	B"001_011_001_0000001",	--addi \$3,\$1,1	RD1 = 0, Ext-imm = 1, \$3 va avea val 1 ALURES = 1
4	B"001_100_001_0000000",	--addi \$4,\$1,0	RD1 = 0, Ext-imm = 0, \$4 va avea val 0 ALURES = 0
5	B"001_101_001_0000001",	--addi \$5,\$1,1	RD1 = 0, Ext-imm = 1, \$5 va avea val 1 ALURES = 1
6	B"011_100_010_0000000",	--sw \$2,0(\$4)	Ext-imm = 0, MEM[\$4] = \$2, MemData = 0
7	B"011_101_011_0000000",	--sw \$3,0(\$5)	Ext-imm = 0, MEM[\$5] = \$3, MemData = 1
8	B"010_100_010_0000000",	--lw \$2,0(\$4)	Ext-imm = 0, \$2 = MEM[\$4], MemData = 0
9	B"010_101_011_0000000",	--lw \$3,0(\$5)	Ext-imm = 0, \$3 = MEM[\$5], MemData = 1
10	B"000_010_011_110_0_000",	--add \$6,\$2,\$3	RD1 = 0, RD2 = 1, \$6 va avea val 1 (0+1) ALURES = 1
11	B"001_111_001_0000010",	--addi \$7,\$0,1	RD1 = 1, Ext-imm = 1, \$7 va avea valoarea 3 ALURES = 3
12	B"100_111_000_0010000",	--beq \$7,\$0,16	Ext-imm = 16
13	B"000_001_011_010_0_000",	--add \$2,\$1,\$3	RD1 = 0, RD2 = 1, \$2 va avea valoarea 1 (0+1) ALURES = 1
14	B"000_001_110_011_0_000",	--add \$3,\$1,\$6	RD1 = 0, RD2 = 1, \$3 va avea valoarea 1 (0+1) ALURES = 1
15	B"111_0000000001010",	--j 10	
16	B"011_000_110_0000000",	--sw \$6,0(\$0)	Ext-imm = 0, ALURES = 7, \$6 va avea val 8

Instrucțiunile alese le-am încadrat în chenar roșu pe următoarele pagini, totodată le-am evidențiat în 'Tabelul Semnale central MIPS16'.


* La finalizare iterativă a bunei, la linia 10 RD1 și RD2 se va modifica datele la linia 13, respectiv 14, iar ALURES va reține valoarea dintr-unul din cei doi registre \$2 și \$3.

• Logical OR unsigned constant: $RF[rt] \leftarrow RF[rs] \mid Zext(immed)$
 où $\$1, \$2, \dots, \$8$


B" 110 - 010 - 001 - 0011100 "

Diagramme de processeur
 (pe exemple abs de mine)


• add




• lw



• bge



• j



• Logical XOR : $RF[rd] \leftarrow RF[rs] \wedge RF[rt]$

xor \$2, \$4, \$7

B "000-100-111-010-0-111"

• Set on less than : if $(RF[rs] < RF[rt])$ then $RF[rd] \leftarrow 1$
else $RF[rd] \leftarrow 0$

slt \$4, \$2, \$3

B "000-010-011-100-0-000"

Instructioni de tip I

• Add Immediate : $RF[rt] \leftarrow RF[rs] + S_Ext(imm)$

addi \$3, \$4, 28

B "001-100-011-0011100"

• Load Word : $RF[rt] \leftarrow M[RF[rs] + S_Ext(imm)]$

lw \$3, 28(\$5)

B "010-101-011-0011100"

• Store Word : $M[RF[rt] + S_Ext(imm)] \leftarrow RF[rs]$

sw \$3, 28(\$5)

B "011-101-011-0011100"

• Branch on Equal : if $(RF[rs] = RF[rt])$ then $PC \leftarrow PC + 4 + S_Ext(imm) \ll 2$

beg \$3, \$4, 28

B "100-100-011-0011100"

• Logical AND unsigned constant : $RF[rt] \leftarrow RF[rs] \& 2_ext(imm)$

andi \$3, \$4, 28

B "101-100-011-0011100"

Semnale control MIPS16 pentru Anexa 5

Instruc țiune	Opcode Instr(15-13)	RegDst	ExtOp	ALUSrc	Branch	<Br?> (optional)	Jump	JumpR (optional)	Mem Write	Memto Reg	Reg Write	ALUOp (2:0)	func Instr(2-0)	ALUCtrl (2:0)
add	000	1	0	0	0		0		0	0	1	000	000	000
sub	000	1	0	0	0		0		0	0	1	000	001	001
sll	000	1	0	0	0		0		0	0	1	000	010	010
srl	000	1	0	0	0		0		0	0	1	000	011	011
and	000	1	0	0	0		0		0	0	1	000	100	100
or	000	1	0	0	0		0		0	0	1	000	101	101
xor	000	1	0	0	0		0		0	0	1	000	110	110
slt	000	1	0	0	0		0		0	0	1	000	111	111
addi	001	0	1	1	0		0		0	0	1	000	001	000
lwr	010	0	1	1	0		0		0	1	1	000	001	000
sw	010	0	1	1	0		0		1	0	0	000	001	000
lbu	100	0	1	0	1		0		0	0	0	010	110	001
andi	101	0	1	1	0		0		0	0	1	101	101	100
ori	110	0	1	1	0		0		0	0	1	110	110	101
j	111	0	0	0	0		1		0	0	0	111	111	111

* Acele care nu au valoarea pe un bit au pus-o ca 0, desi o puteam pune ca x