

This is the process for the production of MicroChip PIC chipfiles for Great Cow BASIC.

The outcome of this process is a microcontroller specific DAT file. These files are located in the chipfiles folder of the Great Cow BASIC installation.

A microcontroller specific DAT file is required for every microcontroller that Great Cow BASIC supports. The microcontroller specific DAT file contains information with respect registers, register bits, configuration options, memory, interrupts and microcontroller specific constraints (if any). This microcontroller specific DAT file is for Great Cow BASIC only - this is a good resource but the microcontroller specific DAT file should not be manually edited.

All issues with respect to the microcontroller specific DAT file should be report via the forum.

This document will explain how we produce these microcontroller specific DAT file.

Tools

- 1. MPLAB-X IDE - we will be using component of the MPASM sub-directory. Great Cow BASIC uses *.INC files as the primary data source for microcontroller configuration.
- 2. PreProcess.BAT- the first part of the Great Cow BASIC conversion process. This uses GAWK.EXE - an Open Source application. PreProcessIncFile.bat is used for the first step of the conversion . The associated source script file is PreProcessIncFile.awk. PreProcessIncFile.awk is the script that is completes the conversion.
- 3. GETCHIPDATA.EXE - a Great Cow BASIC specific application for conversion.
- 4. Chipdata.csv - a Great Cow BASIC specific data source. This file contains critical data with respect to microcontroller specific data.
- 5. CriticalChanges.txt - a Great Cow BASIC specific data source. This file contains critical date with respect to microcontroller specific data. This file contains corrections to known bugs in the INC source files and how to correct them.

Usage:

- 1. Update the source INC file from the latest MPLAN-X installation by copying the file from the source folder to the Incfiles \original folder .
Copy C:\Program Files (x86)\Microchip\MPLABX\v4\mpasmx\p1*.inc [target]DAT\incfiles\OrgFiles
- 2. Execute PreProcess.bat. This will update or create the inc files in the [target]DAT\incfiles folder.
- 3. Update CriticalChanges.txt for any known corrections.
- 4. Update the Chipdata.csv file with the correct chip data
- 5. Execute getchipdata.exe > chipfiles/outputlog.txt
- 6. Copy to chipfiles to distribution
- 7. Update SVN:DAT

Adaption details in Chipdata.csv

PWMTimerVariant can be set to 0, 1 or 2
Values will be set in the .dat using the following rule.

Search for CCPTMRS and examine.

PWMTimerVariant = 1. When CCPTMRS or CCPTMRX has PTXSEL a value of 0x00 =Timer 2 and where PTXSEL=0x11 is reserved.

The Default (no value present). When PTXSEL as value=0x01 = Timer2 and PTXSEL=0x00 to be reserved, OR, this register /bit combination is not present. Which is the general case.

PIC16F1614
PWMTimerVariant = 1
Where timer2,4,6 = 0,1,2

REGISTER 26-2: CCPTMRS: PWM TIMER SELECTION C				
Bit	Bit 0	Bit 1	Bit 2	Bit 3
0x7	PTXSEL<0>	PTXSEL<1>	PTXSEL<2>	PTXSEL<3>
Legend:				
0 = Readable bit				
1 = Bit is unchanged				
1 = Bit is set				

PIC18(L)F27/47K40
PWMTimerVariant = 2
Where timer 2,4,6 = 1,2,3

REGISTER 26-2: CCPTMRS: PWM TIMER SELECTION C				
Bit	Bit 0	Bit 1	Bit 2	Bit 3
0x7	PTXSEL<0>	PTXSEL<1>	PTXSEL<2>	PTXSEL<3>
Legend:				
0 = Readable bit				
1 = Bit is unchanged				
1 = Bit is set				

PIC16(L)F19156
PWMTimerVariant = 2
Where timer2,4=1,2
Datasheet is wrong?

REGISTER 26-2: CCPTMRS: PWM TIMER SELECTION C				
Bit	Bit 0	Bit 1	Bit 2	Bit 3
0x7	PTXSEL<0>	PTXSEL<1>	PTXSEL<2>	PTXSEL<3>
Legend:				
0 = Readable bit				
1 = Bit is unchanged				
1 = Bit is set				

Data File format
'GCBASIC/GCGB Chip Data File
'Chip: 16F819
'Main Format last revised: 14/07/2017
'Header Format last revised: 28/03/2019

[ChipData]
Prog=2048
EEPROM=256
RAM=256
I/O=16
ADC=5
MaxMHz=20
IntOsc=8, 4, 2, 1, 0.5, 0.25, 0.125
Pins=18
Family=14
ConfigWords=1
PSP=0
MaxAddress=511
'Microcontroller specific configuration to create variants. Parameters used with specific libraries, the compiler or user programs. All sourced from chip data database

'Used within user programs
Stacks=8

'Used within user programs
UserIDAddress=8192
UserIDLength=4

[Interrupts]
ADCRReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
EEPROMReady:EEIE,EEIF
....

[Registers]
INDF,0
TMR0,1
PCL,2
STATUS,3
...
...

[Bits]
TMR1IF,PIR1,0
TMR2IF,PIR1,1
...
...

[FreeRAM]
20:7F
A0:EF
120:16F

[NoBankRAM]
70:7F

[Pins-DIP]
...

[ConfigOps]
OSC=LP,XT,HS,EC,EXTCLK,INTOSCIO,INTRC_IO,INTOSCC
LK,INTRC_CLKOUT,EXTRCIO,EXTRC_IO,EXTRCCLK,EXTRC
_CLKOUT
WDTE=OFF,ON

[Config]
FOSC_LP,1,16364
LP_OSC,1,16364
FOSC_XT,1,16365

Values will be set in the .dat the following rule applies for SMTxCLK

SMTClockSourceVariant = 0.
No SMT Clock source.

```
Microcontroller does not support MFINTOSC (500KHz)
SMT_MFINTOSC_16 = 4
SMT_LFINTOSC = 3
SMT_HFINTOSC = 2 //16MHz regardless of FOSC
SMT_FOSC4 = 1
SMT_FOSC = 0
```

```
SMT_AT1_perclk = 6
SMT_MFINTOSC = 5
SMT_MFINTOSC_16 = 4
SMT_LFINTOSC = 3
SMT_HFINTOSC = 2 '16MHz regardless of FOSC
SMT_FOSC4 = 1
SMT_FOSC = 0
```

```
SMT_REF_CLK = 7
SMT_SOSC = 6
SMT_MFINTOSC_16 = 5
SMT_MFINTOSC = 4
SMT_LFINTOSC = 3
SMT_HFINTOSC = 2 '16MHz regardless of FOSC
SMT_FOSC = 1
SMT_FOSC4 = 0
```

Reserved No = 15 to 9
CLKR = 8
EXTOSC = 7
SOSC = 6
MFINTOSC (32 kHz) = 5
MFINTOSC (500 kHz) = 4
LFINTOSC = 3
HFINTOSC = 2
FOSC = 1
FOSC/4 = 0

Search for 'memory map' and examine if the CONFIG words are at 300000h

Applies to 18f only and it is calculated at the last location for the config memory address minus 15

An example, 18F67J50 the last location is 0x1FFFF, so the ConfigBaseLoc is 0x1FFFF - 15 = 0x1FFF0

Default location for an 18F is from 0x300000.

IntOSCCONFormat to be set in the .dat the following rule applies:
Values are 1. The default is empty.

Search for HFIOFS bit

Applies to PIC only.
Examples are PIC10F322 and PIC18F13K22. This is required to ensure the clock oscillator works correctly. This chip will have HFOFOS bit. The OSSCON bits for IRCF_x are different for s. The INTOSCCONFormat enables system.h to set the correct frequency bits.

```
IntOSCCONFormat = 1
```

111 = 111 16 Mhz
110 = 110 8 Mhz
...
000 = 0 31 kHz

PIC12(LF)1612/16(L)F1613

REGISTER 25-4: SM7CLK: SM7 CLOCK SELECTION REGISTER

U/D	U/D	U/D	U/D	U/D	R/W	R/W	R/W	R/W
					CSL<2>*			
								MS

Legend:

- ◯ = Readable bit
- ◯ = Writable bit
- ◯ = U = Unprogrammed, 0 = programmed
- ◯ = 1 = Set, 0 = cleared
- ◯ = 1 = Set and 0 = cleared
- ◯ = 1 = Value at POR and 0 = Value at all other Resets
- ◯ = Value depends on condition

De 2.0

De 7.3 **Unprogrammed Read as 1**

CSL<2> = SM7 Clock Selection bits

- 111 = Reserved
- 110 = Reserved
- 101 = LF1612/13
- 100 = LF1610/11
- 011 = LF1610/11
- 010 = LF1612/13 16MHz
- 001 = FRC16
- 000 = FRC16

[illegible]

PIC16(L)F18855/75

REGISTER 32-4: INTCON: SMT CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	RW-0	RW-0	RW-0
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
					CODEL < 2>P		

Legend:
U = Readable bit
W = Writable bit
RW = Read/Write bit, read as '1' when Value of RPN and RPN+Value of after Read is 1 & 0 is cleared
0 = Value doesn't depend on condition

Bit 7: U-0

Unimplemented: Read as '0'

Bit 6: U-0

INTCON: SMT Clock Selection Bits

- 11 = Reference Clock Output
- 10 = RC0R
- 9 = MPTF0R0
- 8 = MPTF0R0
- 7 = LPTF0R0
- 6 = LPTF0R0
- 5 = LPTF0R0
- 4 = LPTF0R0
- 3 = LPTF0R0
- 2 = LPTF0R0
- 1 = LPTF0R0
- 0 = LPTF0R0

PIC18F0616Q40
SM7 - Signal Measurement Time

24 **SM7CLK**

Name: SM7CLK
 Address: 0x03F

SM7 Clock Selection Register

Bit 7 6 5 4 3 2 1 0

Active Read

Bit 0 = CH0L6 SM7 Clock Selection

Bit 0	CH0L6	SM7 Clock Selection	Source	Active to Sleep
0	0	Reserved	None	No
1	0	CLKF	CLKF	No
1	1	EXTOSC	EXTOSC	Yes
1	1	IOOSC	IOOSC	Yes
0	1	SM7INTRC (2 MHz)	SM7INTRC	Yes
0	1	SM7INTRC (4 MHz)	SM7INTRC	Yes
0	1	LPINTRC	LPINTRC	Yes
0	1	HFINTOSC	HFINTOSC	Yes
0	1	FrqC	FrqC	No

OSCCON TABLE for IntOSCOONFormat =1

Default OSCCON table - for comparison

IntOSCConFormat to be set in the .dat the following rule applies:
Values are 1. The default is empty.

Search for HFIOFS bit

Applies to PIC only.
Examples are PIC10F322 and PIC18F13K22. This is required to ensure the clock oscillator correctly. This chip will have HFIOFS bit. The OSSCON bits for IRCF_x are different for s
The IntOSCConFormat enables system.h to set the correct frequency bits.

4.5 Register Definitions: Oscillator Control

Register #42 : OSCCON: OSCILLATOR CONTROL REGISTER

	U-0	RW-11	R-11	RW-0/0	HF-0/0	U-0	R-0/0	R-0/0
--	--	BIG2-D<8>	--	R-0/0	--	LFOH0	HFIF0S	D0

Legend:

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as "0"
- n = Value at POR and BORValue at all other Resets
- x = Bit is unchanged
- = Bit is unknown
- ? - Bit is cleared
- q = Value depends on condition

bit 7

Unimplemented: Read as 0.

BIG2-D<8>: INTOSC(FRCR) Frequency Select bits

- 111 = 16 MHz
- 110 = 8 MHz (default value)
- 101 = 4 MHz
- 100 = 2 MHz
- 011 = 1 MHz
- 010 = 500 kHz
- 001 = 250 kHz
- 000 = 31.5 KHz (LFINTOSC)

bit 3

HF0H0: High-Frequency Internal Oscillator Ready bit
= 16 MHz Internal Oscillator (HFINTOSC) ready

5.6 Oscillator Control Registers	
REGISTER 5-1: OSCCON: Oscillator Control Register	
ROW02	ROW01
ROW12	ROW11
ROW22	ROW21
ROW32	ROW31
ROW42	ROW41
ROW52	ROW51
ROW62	ROW61
ROW72	ROW71
ROW82	ROW81
ROW92	ROW91
ROW102	ROW101
ROW112	ROW111
ROW122	ROW121
ROW132	ROW131
ROW142	ROW141
ROW152	ROW151
ROW162	ROW161
ROW172	ROW171
ROW182	ROW181
ROW192	ROW191
ROW202	ROW201
ROW212	ROW211
ROW222	ROW221
ROW232	ROW231
ROW242	ROW241
ROW252	ROW251
ROW262	ROW261
ROW272	ROW271
ROW282	ROW281
ROW292	ROW291
ROW302	ROW301
ROW312	ROW311
ROW322	ROW321
ROW332	ROW331
ROW342	ROW341
ROW352	ROW351
ROW362	ROW361
ROW372	ROW371
ROW382	ROW381
ROW392	ROW391
ROW402	ROW401
ROW412	ROW411
ROW422	ROW421
ROW432	ROW431
ROW442	ROW441
ROW452	ROW451
ROW462	ROW461
ROW472	ROW471
ROW482	ROW481
ROW492	ROW491
ROW502	ROW501
ROW512	ROW511
ROW522	ROW521
ROW532	ROW531
ROW542	ROW541
ROW552	ROW551
ROW562	ROW561
ROW572	ROW571
ROW582	ROW581
ROW592	ROW591
ROW602	ROW601
ROW612	ROW611
ROW622	ROW621
ROW632	ROW631
ROW642	ROW641
ROW652	ROW651
ROW662	ROW661
ROW672	ROW671
ROW682	ROW681
ROW692	ROW691
ROW702	ROW701
ROW712	ROW711
ROW722	ROW721
ROW732	ROW731
ROW742	ROW741
ROW752	ROW751
ROW762	ROW761
ROW772	ROW771
ROW782	ROW781
ROW792	ROW791
ROW802	ROW801
ROW812	ROW811
ROW822	ROW821
ROW832	ROW831
ROW842	ROW841
ROW852	ROW851
ROW862	ROW861
ROW872	ROW871
ROW882	ROW881
ROW892	ROW891
ROW902	ROW901
ROW912	ROW911
ROW922	ROW921
ROW932	ROW931
ROW942	ROW941
ROW952	ROW951
ROW962	ROW961
ROW972	ROW971
ROW982	ROW981
ROW992	ROW991
ROW1002	ROW1001
ROW1012	ROW1011
ROW1022	ROW1021
ROW1032	ROW1031
ROW1042	ROW1041
ROW1052	ROW1051
ROW1062	ROW1061
ROW1072	ROW1071
ROW1082	ROW1081
ROW1092	ROW1091
ROW1102	ROW1101
ROW1112	ROW1111
ROW1122	ROW1121
ROW1132	ROW1131
ROW1142	ROW1141
ROW1152	ROW1151
ROW1162	ROW1161
ROW1172	ROW1171
ROW1182	ROW1181
ROW1192	ROW1191
ROW1202	ROW1201
ROW1212	ROW1211
ROW1222	ROW1221
ROW1232	ROW1231
ROW1242	ROW1241
ROW1252	ROW1251
ROW1262	ROW1261
ROW1272	ROW1271
ROW1282	ROW1281
ROW1292	ROW1291
ROW1302	ROW1301
ROW1312	ROW1311
ROW1322	ROW1321
ROW1332	ROW1331
ROW1342	ROW1341
ROW1352	ROW1351
ROW1362	ROW1361
ROW1372	ROW1371
ROW1382	ROW1381
ROW1392	ROW1391
ROW1402	ROW1401
ROW1412	ROW1411
ROW1422	ROW1421
ROW1432	ROW1431
ROW1442	ROW1441
ROW1452	ROW1451
ROW1462	ROW1461
ROW1472	ROW1471
ROW1482	ROW1481
ROW1492	ROW1491
ROW1502	ROW1501
ROW1512	ROW1511
ROW1522	ROW1521
ROW1532	ROW1531
ROW1542	ROW1541
ROW1552	ROW1551
ROW1562	ROW1561
ROW1572	ROW1571
ROW1582	ROW1581
ROW1592	ROW1591
ROW1602	ROW1601
ROW1612	ROW1611

OSCCON TABLE for IntOSCOONFormat =2

PIC12(L)F1501

5.4 Oscillator Control Registers

REGISTER 5-1: **OSCON**: OSCILLATOR CONTROL REGISTER

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
...		9CF<3:0>			...	SCS<1:0>	

IntOSCConFormat = 2... there is **NO PLL** on these chips. 12f1501, 16f1503.9. Only 5 chips...
Similar to Default OSCCON but the Chipdata file would fail to set correct frequencies as PLL is not present

1111 = 16 Mhz
1110 = 110 8 Mhz

PIC12(L)F1501									
5.4 Oscillator Control Registers									
REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER									
Bit	ADON	ADIF	ADSC	ADGO	ADON	ADIF	ADSC	ADGO	ADON
7	1	1	1	1	1	1	1	1	1
Legend:									
R = Readable bit, W = Writable bit, U = Unimplemented bit, read as '0'									
u = Bit is unchanged, x = Bit is unknown, -n/h = Value at POR and BOR/Value at all other Resets									
'1' = Bit is set, '0' = Bit is cleared									
bit 7: ADON: AD Converter On/Off Control bit									
bit 6: ADIF: AD Converter Interrupt Flag bit									
bit 5: ADSC: AD Converter Status bit									
bit 4: ADGO: AD Converter Go bit									
bit 3: ADON: AD Converter On/Off Control bit									
bit 2: ADIF: AD Converter Interrupt Flag bit									
bit 1: ADSC: AD Converter Status bit									
bit 0: ADGO: AD Converter Go bit									
Note: 1. Duplicate frequency derived from HFINTOSC.									

ReadAD10BitForceVariant to be set in the .dat following rule applies:
Values are divisor that will shift the value READAD10, a word, by a number of bits.

Applies to improve support for 12bit ADCs force a return of 10bit values. Add
ChipReadAD10BitForceVariant to the chip file where ChipReadAD10BitForceVariant is the
divisor for the max value returned.

The is typically needed where the chip does not have the ADRMD bit as the . As the ADRMD bit
will resolve the 10 bit issue, but, for those without ADRMD you need
ReadAD10BitForceVariant :

```
;set AD Result Mode to 10-Bit
#IFDEF Bit(ADRM) ;Added for 16F178x
#IFDEF DebugADC_H
NOP #IFDEF Bit(ADRM). set AD Result Mode to 10-Bit. @DebugADC_H
#ENDIF

SET ADRMD ON ; WMR
#ENDIF
```

Or

```
#IFDEF ChipReadAD10BitForceVariant
'Shift the data to 10bits when a 12bit ADC is returned and ADRMD is not valid
IF ADN_PORT <> 0 then
READAD10 = READAD10/ChipReadAD10BitForceVariant
ENDIF
#ENDIF
```

TIMERXCLOCKSSOURCESVARIANT to be set in the DAT the following rule applies:
The FOSC/4 clock source in T2CLKCON, T4CLKCON or T6CLKCON equates to 0b00000000

The general rule for chip FOSC/4 clock source in T2CLKCON, T4CLKCON or T6CLKCON equates to
0b00000001

This information is used in PWM.H to set the clock source for the CCP/PWM

```
'Set Clock Source, if required
#ifdef var(T2CLKCON)
#IFDEF CHIPTIMERXCLOCKSSOURCESVARIANT
'Set to FOSC/4 for backward compatibility@2a where CS<3:0> = 0001 = Fosc/4
T2CLKCON.T2CS0 = 1
T2CLKCON.T2CS1 = 0
T2CLKCON.T2CS2 = 0
T2CLKCON.T2CS3 = 0
#else
#IFDEF CHIPTIMERXCLOCKSSOURCESVariant = 1
'Set to FOSC/4 for backward compatibility@2b where CS<3:0> = 0000 = Fosc/4
T2CLKCON.T2CS0 = 0
T2CLKCON.T2CS1 = 0
T2CLKCON.T2CS2 = 0
T2CLKCON.T2CS3 = 0
#endif
#endif
#endif
```

17.3 Register Definitions: ADC Control

REGISTER 17-1: ADCON0: ADC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADRM			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Readable bit, W = Writable bit, U = Unimplemented bit, read as '0'							
u = Bit is unchanged, x = Bit is unknown, -n/h = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set, '0' = Bit is cleared							
bit 7: ADRMD: ADC Result Mode bit							
1 = ADRESL and ADRESH provide data formatted for a 10-bit result							
0 = ADRESL and ADRESH provide data formatted for a 12-bit result							
See Figure 17-3 for details							
bit 6-2: CHS<4:0>: Positive Differential Input Channel Select bits							
11111 = FVR (Fixed Voltage Reference) Buffer 1 Output ⁽³⁾							
11110 = DAC output ⁽³⁾							

CLOCK Source table for TIMERXCLOCKSSOURCESVARIANT = 1
This example is 16F199 family

REGISTER 23-1: T2CLKCON: TIMERx CLOCK SELECTION REGISTER									
U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CS<3:0>									
bit 7									bit 0
Legend:									
R = Readable bit, W = Writable bit, U = Unimplemented bit, read as '0'									
u = Bit is unchanged, x = Bit is unknown, -n/h = Value at POR and BOR/Value at all other Resets									
'1' = Bit is set, '0' = Bit is cleared									
bit 7-4: CS<3:0>: Timerx Clock Selection bits									
See Table 23-3.									
TABLE 23-3: TIMERx CLOCK SOURCES									
CS<3:0>	Timer2	Timer4	Timer6						
1101-1111	Reserved	Reserved	Reserved						
1011	AT1_perclk	AT1_perclk	AT1_perclk						
1010	LC4_out	LC4_out	LC4_out						
1001	LC3_out	LC3_out	LC3_out						
1000	LC2_out	LC2_out	LC2_out						
0111	LC1_out	LC1_out	LC1_out						
0110	Pin selected by T2INPPS	Pin selected by T2INPPS	Pin selected by T2INPPS						
0101	MFINTOSC 31.25 kHz	MFINTOSC 31.25 kHz	MFINTOSC 31.25 kHz						
0100	ZCD1_output	ZCD1_output	ZCD1_output						
0011	LFINTOSC	LFINTOSC	LFINTOSC						
0010	HFINTOSC 16 MHz	HFINTOSC 16 MHz	HFINTOSC 16 MHz						
0001	Fosc	Fosc	Fosc						
0000	Fosc4	Fosc4	Fosc4						

Values of the **Family** value in the chip data files:

Family	Chips in family
12	PIC baseline chips - Most 10F, and 12F5* and 16F5* chips. (Those with 12 bit

	instructions)
14	PIC midrange chips - 10F3* chips, and any 12F and 16F chips other than F1* or F5* chips. (Those with 14 bit instructions)
15	PIC enhanced midrange chips - 12F1* and 16F1* chips. (Those with 14 bit instructions, but with the extra instructions and extra FSR register)
16	PIC high end chips - 18F (16 bit instruction width)
100	AVR - 90s1200, tiny11, tiny12, tiny15
110	AVR - tiny22, some 90s* parts.
120	Most AVR chips
120 Subtype: 121	120 Subtype: 121 AVR core version AVR8L, also called AVRrc, reduced core class microcontrollers. ATTiny4-5-9-10 and ATTiny102-104 with only 16 GPR's from r16-r31 and only 54 instructions.
120 Subtype: 122	
120 Subtype: 123	AVR core version V2E class microcontrollers with one USART like the mega32u4, mega16u4 - they have different registers for the usart.
121	Tiny4-5-9-10 and tiny102-104. Only 16 GPR's from r16-r31 and only 54 instructions.
130	AVR - mega32u6

The family is defined by GCB for the PIC chips, and is from the AVR Studio files for AVR. For each family, there is a core file specifying the instructions found on these chips and the binary equivalents. The core file is used by GCASM when assembling the program.

FamilyVariant is to handle chips that have added instructions and need different treatment in the assembler. It is used for 3 PIC families where some chips have added instructions not found in most. The default value is 0, but it can be set to anything else.

Family	FamilyVariant values
12	0: Default 1: Newer chips (16F527, 16F570) which have movlb, return and retfie instructions.
14	Not used
15	0: Default 1: Chips with more RAM that have an extra bit for the bank in the movlb instruction (6 bits rather than 5)
16	0: Default 1: Chips with more RAM (K42 and K83 series) that have a movfl instruction and 2 more bits for the address in the lfsr instruction Controls Automatic Context Save during interrupts for K42 and K83 with MVECEN = OFF, the EEPROM base address at 0x31000 High end core devices. 16 Bit instruction set, memory addressing architecture and an extended instruction set. Chip family 16 also have a sub chip family Constant. These constants are shown below: ChipFamily18FxxQ10 = 16100 ChipFamily18FxxQ43 = 16101 ChipFamily18FxxQ41 = 16102 ChipFamily18FxxK42 = 16103 ChipFamily18FxxK40 = 16104 ChipFamily18FxxQ40 = 16105 ChipFamily18FxxQ84 = 16106 ChipFamily18FxxK83 = 16107 ChipFamily18FxxQ83 = 16108
AVR	Not used, although the HardwareMult parameter has a similar role in identifying which chips have a hardware multiplier.

The NoBankRAM section in the chip data file refers to the area of microprocessor RAM that can be accessed regardless of which bank is currently selected.

Example, the 16F59 does have RAM from 0x0A to 0x1F in bank 0, but only 0x0A to 0x0F can be accessed while another bank is selected. If for example bank 3 is selected, the PIC would be working with addresses between 0x60 and 0x7F. Accessing 0x6A to 0x6F would map back to 0x0A to 0x0F, but accessing 0x70 would access location 0x70 (not 0x10).