






HALF SUBTRACTOR USING BASIC GATES




HALF SUBTRACTOR USING UNIVERSAL GATE












Truth table

Enable		Decoder output (Y_0, Y_1, Y_2, Y_3)	Enabled Register	Bus output (D_4, D_3, D_2, D_1, D_0)
S_1	S_0			
0	0	$Y_0 = 1$	R_0	A_4, A_3, A_2, A_1, A_0
0	1	$Y_1 = 1$	R_1	B_4, B_3, B_2, B_1, B_0
1	0	$Y_2 = 1$	R_2	C_4, C_3, C_2, C_1, C_0
1	1	$Y_3 = 1$	R_3	D_4, D_3, D_2, D_1, D_0

From the table above we can directly write the expression.

$$Y_0 = \bar{S}_1 \bar{S}_0, \quad Y_1 = \bar{S}_1 S_0, \quad Y_2 = S_1 \bar{S}_0, \quad Y_3 = S_1 S_0$$





4-Bit BCD Adder

Block diagram

A B C D


S₁ S₀

\bar{S}_1, \bar{S}_0, A

\bar{S}_1, S_0, B

S_1, \bar{S}_0, C

S_1, S_0, D







Diagram of a 4-bit Binary adder subtractor.



0	01	11	10
1			
1			


$$A > B \Rightarrow A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

01	11	10
1		
	1	
		1


$$A = B \Rightarrow (A_1 \bar{B}_1)(A_0 \bar{B}_0)$$

10	11
1	1
1	1
1	1


$$A < B \Rightarrow \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0$$




FULL SUBTRACTOR USING UNIVERSAL GATE (NAND GATE)



FULL SUBTRACTOR USING BASIC GATES




FULL SUBTRACTOR USING 2 HALF SUBTRACTOR AND AN OR GATE




Input			Output	
A	B	CIN	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth table of Full-adder.



1 BIT FULL ADDER USING TWO HALF ADDER



D

