00				BE3	BE9x	BE4	BK214	BE234	ВЦ1901	
000									-	
x00	CLOCK_STATUS									
0	PLL_USB_RDY	+		+	+	-	-	-	+	
1	PLL_CPU_RDY	+		+	+	+	+	+	+	
2	HSE_RDY	+		+	+	+	+	+	+	
3	HSE2_RDY	+		+	-	-	-	-	PLL_DSP_RDY	
			0	0	0	0	0	0	0	ResetValye
			0xF	0xF	0x7	0x6	0x6	0x6	0xF	MaskValue
x04	PLL_CONTROL									
0	PLL_USB_ON	+		+	+	-	-	-	+	
1	PLL_USB_RLD	+		+	+	-	-	-	+	
2	PLL_CPU_ON	+		+	+	+	+	+	+	
3	PLL_CPU_RLD	+		+	+	+	+	+	+	
47	PLL_USB_MUL	+		+	+	-	-	-	+	
811	PLL_CPU_MUL	+		+	+	+	+	+	+	
16	PLL_DSP_ON	-		-	-	-	-	-	+	
17	PLL_DSP_PLD	-		-	-	-	-	-	+	
2023	PLL_DSP_MUL	-		-	-	-	-	-	+	
			0	0	0	0	0	0	0	ResetValye
			0x0FFF	0x0FFF	0x0FFF	0x020C	0x020C	0x020C	0x00F30FFF	MaskValue
x08	HS_CONTROL									
0	HSE_ON	+		+	+	+	+	+	+	
1	HSE_BYP	+		+	+	+	+	+	+	
2	HSE2_ON	+		+	-	-	-	-	-	
3	HSE2_BYP	+		+	-	-	-	-	-	
			0	0	0	0	0	0	0	ResetValye
			0xF	0xF	0x3	0x3	0x3	0x3	0x3	MaskValue
0x0C	CPU_CLOCK									
01	CPU_C1_SEL	+		+	+	+	+	+	+	HSI, HSI/2, HSE, HSE/2
2	CPU_C2_SEL	+		+	+	+	+	+	+	CPU_C1, PLLCPU0
3	-									
47	CPU_C3_SEL	+		+	+	+	+	+	+	/1, /2, /4, /256
89	HCLK_SEL	+		+	+	+	+	+		HSI, CPU_C3, LSE, LSI
			0	0	0	0	0	0	0	ResetValye
			0x3F7	MaskValue						
0x10	USB_CLOCK		+	+	+	-	-	-		
01	USB_C1_SEL	+		+	+	-	-	-	+	HSI, HSI/2, HSE, HSE/2
2	USB_C2_SEL	+		+	+	-	-	-	•	CPU_C1, PLLUSB0
3	-									
4	USB_C3_SEL	+		+	+	-	-	-	+	USB_C2, USB_C2/2
57	-									
8	USB_CLK_EN	+		+	+	-	-	-	+	
			0	0	0				0	ResetValye
			0x117	0x117	0x117					MaskValue

0x10	PER1_CLOCK	-	-	-	+	+	+	-	
01	PER1_C1_SEL	_	_	_	+	+	+	-	LSI, LSI/2, LSE, LSE/2
23	PER1_C2_SEL	_	_	_	+	TIM1 C2 SEL	+	_	CPU_C1, PER1_C1, PLLCPUo, HSI_C1
4	DEBUG_EN	_	_	_	+	+	<u>'</u>	_	CF 0_CF, F EKT_CF, F EECF 00, FISI_CF
5	DMA_EN	_	_	_	+	'  -	+	<u> </u>	
67	TIM2_C2_SEL	_	_			_	_		CPU_C1, PER1_C1, PLLCPUo, HSI_C1
89	UART1_C2_SEL	-	-	-	-	т _	-	-	CPU_C1, PER1_C1, PLLCPUO, HSI_C1
1011		-	-	-	-		-	-	
	UART2_C2_SEL	-	-	-	-		-	-	CPU_C1, PER1_C1, PLLCPUo, HSI_C1
1213	SSP_C2_SEL	-	-	-	-	+	-	-	CPU_C1, PER1_C1, PLLCPUo, HSI_C1
					0.25	02505			ResetValye
					0x3F	0x3FDF	0x3F		MaskValue
0-44	ADC CLOCK								
0x14	ADC_CLOCK				-	-	-		0011 04 1100 04 0011 02 1100 02
01	ADC_C1_SEL	+	+	+	-	-	-	+	CPU_C1, USB_C1, CPU_C2, USB_C2
23	100 00 05:								105 101 100 04 1101 04
45	ADC_C2_SEL	+	+	+	-	-	-	+	LSE, LSI, ADC_C1, HSI_C1
67	1.00.00.00								1.50.00/1./0./: /5-5
811	ADC_C3_SEL	+	+	+	-	-	-	+	ADC_C2/1, /2, /4, /256
12									
13	ADC_CLK_EN	+	+	+	-	-	-	+	
1415									
1617	AUC_C1_SEL	-	+	-	-	-	-	+	HSI, HSI/2, HSE, HSE/2
1819									
2021	AUC_C2_SEL	-	+	-	-	-	-	+	AUC_C1, PLLCPUo, PLLUSBo, 0
2223									
2427	AUC_C3_SEL	-	+	-	-	-	-	+	AUC_C2/1, /2, /4, /256
2830									
31	AUC_CLK_EN	-	+	-	-	-	-	+	
		0	0	0				0	ResetValye
		0x2F33	0x8F332F33	0x2F33				0x8F332F33	MaskValue
0x14	ADC_CLOCK	-	-	-				-	
01	ADC_C1_SEL	-	-	-	+	+	+	-	CPU_C1, PER1_C1, PLLCPUo, HSI_C1
23	ADCIU_C1_SEL	-	-	-	+	+	+	-	CPU_C1, PER1_C1, PLLCPUo, HSI_C1
47	ADCIU_C3_SEL	-	-	-	+	+	+	-	ADCIU_C1/1, /2, /4, /256
811	ADC_C3_SEL	-	-	-	+	+	+	-	ADC_C1/1, /2, /4, /256
12	ADCIU_CLK_EN	-	-	-	+	+	+	-	
13	ADC_CLK_EN	-	-	-	+	+	+	-	
	<u> </u>				0	О	0		ResetValye
					0x3FFF	0x3FFF	0x3FFF		MaskValue
0x18	RTC_CLOCK								
03	HSE_SEL	+	+	+	+	+	+	+	HSE/1, /2, /4, /256
47	HSI_SEL	+	+	+	+	+	+	+	HSI/1, /2, /4, /256
8	HSE_RTC_EN	+	+	+	+	+	+	+	, 2,1 -,1 -,1 -,1 -,0 -
9	HSI_RTC_EN	+	+	+	+	+	+	+	
<u> </u>	HSI_KIC_LIV	0	0	0	0	0	0		ResetValye
		0x03FF	0x03FF	0x03FF	0x03FF	0x03FF	0x03FF		MaskValue
		UXUSPF	UXUSFF	UXUSFF	I UXUSPF	l OXUSEE	I UXUSEF	UXUSFF	INIUSKVUIUE

0			CAN1		SPI			SSP3	
1			CAN1			UART1		SSP4	
2			USB			UART2			
3					EEPROM	OANIZ		USB	
4				RST	_CLK				
5		DMA			_CER	_	l r	L DMA	
6		·		СОМР	12C	_	UART1		
7			UART2		DAC	LCD	_	UART2	
8			SPI1		DAC	ADC	_	SPI1	
9		MII		_		WWDT		SDIO	
10		MIL_B1 - I2C				IWDT		12C	
11		IVIIL	DZ	1120	POWER	IVVDI		120	
12			WWDT		I	ВКР		WWDT	
13			IWDT			ADCIU		IWDT	
14			IVVDI		TIMER1	ADCIO		IVVDI	
15					TIMER2				
16			TIMER3		TIIVIENZ	PORT_A		TIMER3	
17		1	ADC			PORT_B		ADC	
18		+	DAC			PORT_B PORT_C		DAC	
		TIM		СОМР	CRC		CRC	COMP	
19 20		TIIV	SPI2	COMP	CRC	-	CRC	SPI2	
21		+	PORT_A		-	-	-	PORT_A	
					-	-	-	PORT_B	
22			PORT_B			-	-	_	
23			PORT_C			-	-	PORT_C	
24		PORT_D			-	-	-	PORT_D	
25		ADC	PORT_E  ARC_RX -			-	<del>-</del>	PORT_E	
26		ARC		-	-	-	-	UART3	
27		ADC	BKP		-	-	-	BKP	
28		ARC	_TX	-	-	-	-	AUC	
29			PORT_F		-	-	-	PORT_F	
30		C	EXT_BUS		-	- 	- 	EXT_BUS	
31			P13	-	-	-	-	CRYPTO	
		0x10		0.0040	0.0040	0.0040	0.0040	0.0040	Description of the second of t
		0x0010	0x0010	0x0010	0x0010	0x0010			ResetValye
		0xFFFFFFF	0xFFFFFFF	0x6BFFFDFF	0x000FFFFF	0x0007FDFF	0x000FF3FF	0xFFFFFFF	MaskValue
0.20	CAN CLOCK					<u> </u>			
0x20	CAN1 DDC					Ke	served		HCI V/1 /2 /4 /120
02	CAN2_BRG	+	+	+	-	-	-	-	HCLK/1, /2, /4, /128
810	CAN2_BRG	+	+	+	-	-	-	-	HCLK/1, /2, /4, /128
1618	CANIA CLIC EN			l .					
24	CAN1_CLK_EN	+	+	+	-	-	-	-	
25	CAN2_CLK_EN	+	+	+	-	-	-	-	D
		0	0	0					ResetValye
		0x03000707	0x03000707	0x03000707					MaskValue
0x24	TIM_CLOCK		f = HCLK		PER1_C2	TIMx_C2	PER1_C2	HCLK	
02	TIM1_BRG	+	+	+	+	+	+	+	f/1, /2, /4, /128
810	TIM2_BRG	+	+	+	+	+	+	+	f/1, /2, /4, /128
1618	TIM3_BRG	+	+	+	-	-	-		f/1, /2, /4, /128
24	TIM1_CLK_EN	+	+	+	+	+	+	+	f/1, /2, /4, /128

25	TIM2_CLK_EN	1+	+	+	l <sub>+</sub>	+	+	+	f/1, /2, /4, /128
26	TIM3_CLK_EN	+	+	+	_	-	_		f/1, /2, /4, /128
20	THVIS_CER_EIV	0	0	0	0	0	0		ResetValye
		0x07070707	0x07070707	0x07070707	0x03000707	0x03000707	0x03000707	0x07070707	-
		OXO70707	0.07070707	0,07070707	0.00000000	0.00000707	0.00000000	0,07070707	Trius (Variac
0x28	UART_CLOCK		f = HCLK		PER1_C2	UARTx_C2	PER1_C2	HCLK	
02	UART1_BRG	+	+	+	+	+	+		f/1, /2, /4, /128
810	UART2_BRG	+	+	+	+	+	+		f/1, /2, /4, /128
1618	TIM4_BRG	+	+	-	-	-	-		f/1, /2, /4, /128
24	UART1_CLK_EN	+	+	+	+	+	+	+	
25	UART2_CLK_EN	+	+	+	+	+	+	+	
26	TIM4_CLK_EN	+	+	-	-	-	-	UART3_CLK_EN	
		0	0	0	0	0	0	0	ResetValye
		0x07070707	0x07070707	0x03000707	0x03000707	0x03000707	0x03000707	0x07070707	MaskValue
0x2C	SSP_CLOCK		f = HCLK		PER1_C2	SSPx_C2	PER1_C2	HCLK	
02	SSP1_BRG	+	+	+	+	+	+	+	f/1, /2, /4, /128
810	SSP2_BRG	+	+	+	-	-	-		f/1, /2, /4, /128
1618	SSP3_BRG	+	+	+	-	-	-	+	f/1, /2, /4, /128
24	SSP1_CLK_EN	+	+	+	+	+	+		f/1, /2, /4, /128
25	SSP2_CLK_EN	+	+	+	-	-	-	+	f/1, /2, /4, /128
26	SSP3_CLK_EN	+	+	+	-	-	-		f/1, /2, /4, /128
		0	0	0	0	0	0	0	ResetValye
		0x07070707	0x07070707	0x07070707	0x01000007	0x01000007	0x01000007	0x07070707	MaskValue
					End add	r = 0x30			
0x30	DSP_CLOCK	-	-						
01	DSP_C1_SEL	-	-					+	HSI, HSI/2, HSE, HSE/2
2	DSP_C2_SEL	-	-					+	DSP_C1, PLLDSP0
3	-								
4	DSP_C3_SEL	-	-					+	DSP_C2, DSP_C2/2
57	-								
8	DSP_CLK_EN	-	-					+	
									ResetValye
								0x117	MaskValue
0x34	ETH_CLOCK								
02	ETH_BRG	+	+						Always set 0
810	MAN_BRG	+	+						HCLK/1, /2, /4, /128
1618	PHY_BRG	+	+						PHY1_CLK/1, /2, /4, /128
24	ETH_CLK_EN	+	+						
25	MAN_CLK_EN	+	+						
26	SLEEP	+	+						
27	PHY_CLK_EN	+	+						
2829	PHY_CLK_SEL	+	+						HSI, HSE, PLLCPUo, HSE2
30	ETH2_CLK_EN	-	+						
		0							ResetValye
		0x3F070707	0x7F070707						MaskValue
	End Addr	0x3F070707	UX/FU/U/U/						IVIUSKVUIUE

	T T		 <u> </u>	<u> </u>	T	Г
0x34	SSP_CLOCK2	-				
02	SSP4_BRG	-			+	HCLK/1, /2, /4, /128
24	SSP4_CLK_EN	-			+	
						ResetValye
					0x01000007	MaskValue
0x38	PER2_CLOCK					
0		AUC				
1		LED				
2		KEY				
3		PORT_G				
4		UART3				
5		UART4				
6		SPI4				
7		PORT_H				
8		PORT_I		1		
		- 0				ResetValye
		0x01FF				MaskValue
	†	332		1		
0x38	DSP_CONTROL_STATUS	-				
0	RST_DSP	_			+	1 - reset, 0 - work
1	RST_DSP_CPU	_			1	1 - reset, 0 - work
2	RST_DSP_MEM	_			+	1 - reset, 0 - work
3	RST_DSP_PER	_			+	1 - reset, 0 - work
<u>л</u>	HOLD	_				0 - Stop, 1 - work
<del>4</del>	BIO	-				o - Stop, 1 - Work
6	XF_EN	-			+	XF - to PA[15]
6	Ar_EN	-		+		XF - 10 FA[15]
0	- VE			_	<del> </del> .	
9	XF HOLDA	<u>-</u>			+	O Store 1 words
		-			1	0 - Stop, 1 - work
1011	IDLE_NUM	-			+	VE 1. DA[45]
1213	-	-				XF - to PA[15]
14	BRTRD	-			+	
15	RD_BUF_EN	-			+	
				_		ResetValye
						MaskValue
	End Addr				0x3C	
0x3C	UART_SSP_CLOCK					
02	UART3_BRG	+				HCLK/1, /2, /4, /128
810	UART4_BRG	+				HCLK/1, /2, /4, /128
1618	SSP4_BRG	+				HCLK/1, /2, /4, /128
24	UART3_CLK_EN	+				
25	UART4_CLK_EN	+				
26	SSP4_CLK_EN	+				
		0				ResetValye
		0x07070707				MaskValue
	End Addr	0x40				