Addr Shift	Regs	Access	BE1	BE3	ВЕ9х	ВЦ1901	BE4	BK214	BE234	
0x00	DR		+	+	+	+	+	+	+	Data Register
0x04	RSR_ECR		+	+	+	+	+	+	+	ReceiveStatus Register_ErrorClearRegister
0x08 - 0x014	-									
0x18	FR	RO	+	+	+	+	+	+	+	Flag Register
0x1C	-									
0x20	ILPR		+	+	+	+	+	+	+	Status Register
0x24	IBRD		+	+	+	+	+	+	+	Clock Prescale Register
0x28	FBRD		+	+	+	+	+	+	+	Interrupt Mask Set/Clear Register
0x2C	LCR_H		+	+	+	+	+	+	+	Raw Interrupt Status Register
0x30	CR		+	+	+	+	+	+	+	Masked Interrupt Status Register
0x34	IFLS		+	+	+	+	+	+	+	Interrupt Clear Register
0x38	IMSC		+	+	+	+	+	+	+	MDA Control Register
0x3C	RIS	RO	+	+	+	+	+	+	+	MDA Control Register
0x40	MIS	RO	+	+	+	+	+	+	+	MDA Control Register
0x44	ICR	WO	+	+	+	+	+	+	+	MDA Control Register
0x48	DMACR		+	+	+	+	+	+	+	MDA Control Register
0x4C-0x7C	-									
0x80	TCR		+	+	-	-	+	+	+	MDA Control Register
			<u> </u>							
Base Addr										
	UART1		0x4003_0000	0x4003_0000	0x4003_0000	0x4003_0000	0x4000_8000	0x4000_8000	0x4000_8000	
	UART2		0x4003_8000	0x4003_8000	0x4003_8000	0x4003_8000	0x4001_0000	0x4001_0000	0x4001_0000	
	UART3		-	0x4012_0000	-	0x400D_0000	-	-	-	
	UART4		-	0x4012_8000	-	-	-	-	-	

	0x00	DR	Data Regiter	
Fr				
PF			·	1: Frror (Incorrect Stop bit)
Deconstruction   1: Front, new data received but FFO is full   0.0000000000   Resetvalue   0.0000000000   Resetvalue   0.0000000000000000000000000000000000		BE		·
	11	OE	Overrun Error	
DOD4			0x0000000	ResetValue
Framing Error   1: Error (Incorrect Stop Int)			0x00000FFF	MaskValue
Framing Error   1: Error (Incorrect Stop Int)				
Pet   Parity Error   1: Error (incorrect Parity bit)				
Section				·
3			· ·	
0x00000000				
				·
Write to clear bits			0x00000004	MaskValue
No.018				Updates by reading from DR, Read DR first!
CTS				Write to clear bits!
CTS				
DSR				
DCD				
Susy			,	
RXFE				
S			·	
RXFF			· · ·	• •
TXFE		_		
Dx00000000	7	TXFE	TX FIFO Empty	1: Empty
Dx000001FF	8	RI	Ring Indicator	1: Modem nRI is LOW
			0x00000000	
DVSR   DivSampleRate   DVSR = Fuart_clk/Firlp_baud16 = Fuart_clk/1,8432MHz			0x000001FF	MaskValue
DVSR   DivSampleRate   DVSR = Fuart_clk/Firlp_baud16 = Fuart_clk/1,8432MHz	2 222			
(1,42MHz < Firitp_boud16 < 2,2MHz)				
0 - disable (reset state)	07	DVSK	Divsamplekate	
DX00000000   ResetValue				· · · · · · · · · · · · · · · · · · ·
DX000000FF   MaskValue			0x0000000	
DX024   IBRD				
Ox000				
DX00000000   ResetValue	0x024	IBRD	Integer Part of Baud Rate Divi	sor - UARTLCR[150]
DX028	015	Baud_DivInt		<u> </u>
DX028   FBRD   Fractional Part of Baud Rate Divisor - UARTLCR[2116]				
D5   Baud_DivFrac   Dx00000000   ResetValue   Dx00000000000000000000000000000000000			0x0000FFFF	MaskValue
D5   Baud_DivFrac   Dx00000000   ResetValue   Dx00000000   ResetValue   Dx00000000000000000000000000000000000	0v028	ERRD	Fractional Part of Baud Pate D	Divisor - HARTI CR[21 16]
Ox0000000   ResetValue   Ox0000003F   MaskValue   BaudDiv = int + (frac/64) = Fuart_clk/(16*BaudRate)			Tractional Fart of Badd Rate B	· · ·
Dx0000003F	05		0x0000000	·
Ox02C         LCR_H         Line Control Register - UARTLCR[2922]           0         BRK         Send Break         0: normal 1: Send LOW for 2 words           1         PEN         Parity Enable         1: enable parity           2         EPS         Even Parity Select         0: Odd parity, 1: Even parity           3         STP2         Two stop bits         1: TX two stop bits. RX- does not check two stops!           4         FEN         FIFO Enable         1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX!           56         WLEN         Word Length         b00: 5, 6, 7, 8 - bits           7         SPS         Stick parity select         0: disabled, 1: Fixed - inversed of EPS value           Write after FBRD and/or IFBR - apply by CLR_H write strobe         0x00000000         ResetValue           MaskValue         0x0000000FF         MaskValue           Ox030         CR         Control Register           0         EN         Enable         1: enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           3         TXE         Transmit Enable           9         RXE         Receive Enable         1: DTS sets to LOW </td <td></td> <td></td> <td></td> <td></td>				
0 BRK Send Break 0: normal 1: Send LOW for 2 words 1 PEN Parity Enable 1: enable parity 2 EPS Even Parity Select 0: Odd parity, 1: Even parity 3 STP2 Two stop bits 1: TX two stop bits. RX- does not check two stops! 4 FEN FIFO Enable 1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX! 56 WLEN Word Length b00: 5, 6, 7, 8 - bits 7 SPS Stick parity select 0: disabled, 1: Fixed - inversed of EPS value Write after FBRD and/or IFBR - apply by CLR_H write strobe 0x00000000 ResetValue 0x000000FF MaskValue  0x0030 CR Control Register 0 EN Enable 1: enable 1 SIREN SIR Enable 1: enable 2 SIRLP SIR Low-Power 1: enable 36 7 LBE LoopBack Enable 1: enable 8 TXE Transmit Enable 9 RXE Receive Enable 1 DTS sets to LOW				BaudDiv = int + (frac/64) = Fuart_clk/(16*BaudRate)
0 BRK Send Break 0: normal 1: Send LOW for 2 words 1 PEN Parity Enable 1: enable parity 2 EPS Even Parity Select 0: Odd parity, 1: Even parity 3 STP2 Two stop bits 1: TX two stop bits. RX- does not check two stops! 4 FEN FIFO Enable 1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX! 56 WLEN Word Length b00: 5, 6, 7, 8 - bits 7 SPS Stick parity select 0: disabled, 1: Fixed - inversed of EPS value Write after FBRD and/or IFBR - apply by CLR_H write strobe 0x00000000 ResetValue 0x000000FF MaskValue  0x0030 CR Control Register 0 EN Enable 1: enable 1 SIREN SIR Enable 1: enable 2 SIRLP SIR Low-Power 1: enable 36 7 LBE LoopBack Enable 1: enable 8 TXE Transmit Enable 9 RXE Receive Enable 1 DTS sets to LOW				
1 PEN Parity Enable 1: enable parity 2 EPS Even Parity Select 0: Odd parity, 1: Even parity 3 STP2 Two stop bits 1: TX two stop bits. RX- does not check two stops! 4 FEN FIFO Enable 1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX! 56 WLEN Word Length b00: 5, 6, 7, 8 - bits 7 SPS Stick parity select 0: disabled, 1: Fixed - inversed of EPS value  Write after FBRD and/or IFBR - apply by CLR_H write strobe  ResetValue  0x000000FF MaskValue   0x030 CR Control Register 0 EN Enable 1: enable 1 SIREN SIR Enable 1: enable 2 SIRLP SIR Low-Power 1: enable 36 7 LBE LoopBack Enable 1: enable 8 TXE Transmit Enable 9 RXE Receive Enable 10 DTR Data Transmit Ready 1: DTS sets to LOW				
2 EPS Even Parity Select 0: Odd parity, 1: Even parity 3 STP2 Two stop bits 1: TX two stop bits. RX- does not check two stops! 4 FEN FIFO Enable 1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX! 56 WLEN Word Length b00: 5, 6, 7, 8 - bits 7 SPS Stick parity select 0: disabled, 1: Fixed - inversed of EPS value Write after FBRD and/or IFBR - apply by CLR_H write strobe	_			
3 STP2 Two stop bits 1: TX two stop bits. RX- does not check two stops! 4 FEN FIFO Enable 1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX! 56 WLEN Word Length b00: 5, 6, 7, 8 - bits 7 SPS Stick parity select 0: disabled, 1: Fixed - inversed of EPS value Write after FBRD and/or IFBR - apply by CLR_H write strobe ResetValue 0x0000000FF MaskValue  0x0030 CR Control Register 0 EN Enable 1: enable 1 SIREN SIR Enable 1: enable 2 SIRLP SIR Low-Power 1: enable 36 7 LBE LoopBack Enable 1: enable 8 TXE Transmit Enable 9 RXE Receive Enable 10 DTR Data Transmit Ready 1: DTS sets to LOW			· ·	
4         FEN         FIFO Enable         1:Enable FIFO 16 words, 0: FIFO - 1 word length - Flush FIFO_TX!           56         WLEN         Word Length         b00: 5, 6, 7, 8 - bits           7         SPS         Stick parity select         0: disabled, 1: Fixed - inversed of EPS value           Write after FBRD and/or IFBR - apply by CLR_H write strobe           0x00000000         ResetValue           0x000000FF         MaskValue           0x030         CR         Control Register           0         EN         Enable           1         SIREN         SIR Enable           2         SIRLP         SIR Low-Power           36         1: enable           3         TXE         Transmit Enable           9         RXE         Receive Enable           10         DTR         Data Transmit Ready         1: DTS sets to LOW			· · · · · · · · · · · · · · · · · · ·	
56         WLEN         Word Length         b00: 5, 6, 7, 8 - bits           7         SPS         Stick parity select         0: disabled, 1: Fixed - inversed of EPS value           Write after FBRD and/or IFBR - apply by CLR_H write strobe           0x00000000         ResetValue           0x000000FF         MaskValue           Ox030           CR         Control Register           0         EN         Enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36				·
The state of the				
Write after FBRD and/or IFBR - apply by CLR_H write strobe				
0x00000000         ResetValue           0x030         CR         Control Register           0         EN         Enable         1: enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36         TXE         Transmit Enable         1: enable           8         TXE         Transmit Enable         9           9         RXE         Receive Enable         1: DTS sets to LOW			, ,	·
Ox030         CR         Control Register           0         EN         Enable         1: enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36         T         LBE         LoopBack Enable         1: enable           8         TXE         Transmit Enable         1: enable           9         RXE         Receive Enable         1: DTS sets to LOW			0x00000000	
0         EN         Enable         1: enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36         T         LBE         LoopBack Enable         1: enable           8         TXE         Transmit Enable         Transmit Enable           9         RXE         Receive Enable         1: DTS sets to LOW			0x000000FF	MaskValue
0         EN         Enable         1: enable           1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36         T         LBE         LoopBack Enable         1: enable           8         TXE         Transmit Enable         Transmit Enable           9         RXE         Receive Enable         1: DTS sets to LOW				
1         SIREN         SIR Enable         1: enable           2         SIRLP         SIR Low-Power         1: enable           36         T         LBE         LoopBack Enable         1: enable           8         TXE         Transmit Enable         Transmit Enable           9         RXE         Receive Enable         To Data Transmit Ready         1: DTS sets to LOW				1: onable
2       SIRLP       SIR Low-Power       1: enable         36       1         7       LBE       LoopBack Enable       1: enable         8       TXE       Transmit Enable         9       RXE       Receive Enable         10       DTR       Data Transmit Ready       1: DTS sets to LOW				
36     LBE     LoopBack Enable     1: enable       8     TXE     Transmit Enable       9     RXE     Receive Enable       10     DTR     Data Transmit Ready     1: DTS sets to LOW			_	
7 LBE LoopBack Enable 1: enable 8 TXE Transmit Enable 9 RXE Receive Enable 10 DTR Data Transmit Ready 1: DTS sets to LOW		JINEI	JII LOW I OWEI	1. Chapte
8 TXE Transmit Enable 9 RXE Receive Enable 10 DTR Data Transmit Ready 1: DTS sets to LOW		LBE	LoopBack Enable	1: enable
9 RXE Receive Enable 10 DTR Data Transmit Ready 1: DTS sets to LOW	•		<u>'</u>	
10 DTR Data Transmit Ready 1: DTS sets to LOW				
11 RTS Request to Send 1: RTS sets to LOW		DTR	Data Transmit Ready	1: DTS sets to LOW
		DTC	Danisat ta Carad	1. RTS sets to LOW
12 Out1 Modem custom 1: set to LOW (for example DCD line)			· ·	
13 Out2 Modem custom 1: set to LOW (for example RI line)	12	Out1	Modem custom	1: set to LOW (for example DCD line)

14	RTSEn	RTS hardware flow	1: enable (will be active when FIFO_RX has space)
15	CTSEn	CTS hardware flow	1: enable (will transfer when RTS is active)
		0x0000000	ResetValue
		0x0000FF87	MaskValue
0x034	IFLS	Interrupt FIFO Level Select	
02	TXIFLSEL	IRQ Level <= FIFO_TX	0: <= 2, 4, 8, 12, 14
35	RXIFLSEL	IRQ Level >= FIFO_RX	0: >= 2, 4, 8, 12, 14
		0x00000000	ResetValue
		0x0000003F	MaskValue
0x038	IMSC	IRQ Mask Set/Clear register	
0	RIMIM	RI line event	1: IRQ enable, write 0 to clear
1	CTSMIM	CTS line event	1: IRQ enable, write 0 to clear
2	DCDMIM	DCD line event	1: IRQ enable, write 0 to clear
3	DSRMIM	DSR line event	1: IRQ enable, write 0 to clear
4	RXIM	Data received	1: IRQ enable, write 0 to clear
5	TXIM	Data transmited	1: IRQ enable, write 0 to clear
6	RTIM	RX timeout for 32 bit	1: IRQ enable, write 0 to clear ( for <b>FIFO_RX not empty!</b> )
7	FEIM	Frame Error event	1: IRQ enable, write 0 to clear
8	PEIM	Parity Error event	1: IRQ enable, write 0 to clear
9	BEIM	Break Error event	1: IRQ enable, write 0 to clear
10	OEIM	Overrun FIFO_RX event 0x00000000	1: IRQ enable, write 0 to clear  ResetValue
	+	0x00000000 0x000007FF	MaskValue
		0.00000711	
0x03C	RIS	Raw Interrupt Status registe	er RO
0	RIMRIS	RI line event	1: Event Active
1	CTSMRIS	CTS line event	1: Event Active
2	DCDMRIS	DCD line event	1: Event Active
3	DSRMRIS	DSR line event	1: Event Active
4	RXRIS	Data received	1: Event Active
5	TXRIS	Data transmited	1: Event Active
6	RTRIS	RX timeout for 32 bit	1: Event Active
8	FERIS PERIS	Frame Error event Parity Error event	1: Event Active 1: Event Active
9	BERIS	Break Error event	1: Event Active
10	OERIS	Overrun RX Error event	1: Event Active
		0x0000000	ResetValue
		0x000007FF	MaskValue
0x040	MIS	Masked Interrupt Status reg	
0	RIMMIS	RI line event	1: Event Active
2	CTSMMIS DCDMMIS	CTS line event DCD line event	1: Event Active 1: Event Active
3	DSRMMIS	DSR line event	1: Event Active
4	RXMIS	Data received	1: Event Active
5	TXMIS	Data transmited	1: Event Active
6	RTMIS	RX timeout for 32 bit	1: Event Active
7	FEMIS	Frame Error event	1: Event Active
8	PEMIS	Parity Error event	1: Event Active
9	BEMIS	Break Error event	1: Event Active
10	OEMIS	Overrun RX Error event	1: Event Active
		0x00000000	ResetValue
		0x000007FF	MaskValue
0x044	ICR	Interrupt Clear register - Wo	
0	RIMIC	RI line event	1: clear
1	CTSMIC	CTS line event	1: clear
2		DCD line event	1: clear
	DCDMIC	DCD lifte event	
3	DSRMIC	DSR line event	1: clear
4			
4 5	DSRMIC RXIC TXIC	DSR line event Data received Data transmited	1: clear 1: clear 1: clear
4 5 6	DSRMIC RXIC TXIC RTIC	DSR line event Data received Data transmited RX timeout for 32 bit	1: clear 1: clear 1: clear 1: clear
4 5 6 7	DSRMIC RXIC TXIC RTIC FEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event	1: clear 1: clear 1: clear 1: clear 1: clear
4 5 6 7 8	DSRMIC RXIC TXIC RTIC FEIC PEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event	1: clear
4 5 6 7 8 9	DSRMIC RXIC TXIC RTIC FEIC PEIC BEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event Break Error event	1: clear
4 5 6 7 8	DSRMIC RXIC TXIC RTIC FEIC PEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event Break Error event Overrun RX Error event	1: clear
4 5 6 7 8 9	DSRMIC RXIC TXIC RTIC FEIC PEIC BEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event Break Error event Overrun RX Error event 0x00000000	1: clear ResetValue
4 5 6 7 8 9	DSRMIC RXIC TXIC RTIC FEIC PEIC BEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event Break Error event Overrun RX Error event	1: clear
4 5 6 7 8 9	DSRMIC RXIC TXIC RTIC FEIC PEIC BEIC	DSR line event Data received Data transmited RX timeout for 32 bit Frame Error event Parity Error event Break Error event Overrun RX Error event 0x00000000	1: clear ResetValue
4 5 6 7 8 9 10	DSRMIC RXIC TXIC RTIC FEIC PEIC BEIC OEIC	DSR line event  Data received  Data transmited  RX timeout for 32 bit  Frame Error event  Parity Error event  Break Error event  Overrun RX Error event  0x00000000  0x000007FF	1: clear ResetValue

2	DMAONERR		1: Disable Sreq/Req if UART has Error
		0x00000000	ResetValue
		0x00000007	MaskValue
0x080	TCR	Test Control Register	
<b>0x080</b>	TCR ITEN	Test Control Register Test Mode Enable	1: Enable
<b>0x080</b> 0 1	ITEN	•	1: Enable 1: Enable