Addr Shift	Regs	Access	BE1	BE3	ВЕ9х	ВЦ1901	BE4	BK214	BE234	
0x00	CR0	RW	+	+	+	+	+	+	+	Control Register 0
0x04	CR1	RW	+	+	+	+	+	+	+	Control Register 1
0x08	DR	RW	+	+	+	+	+	+	+	Data Register, FIFO RX and TX by 8 words
0x0C	SR	RO	+	+	+	+	+	+	+	Status Register
0x10	CPSR	RW	+	+	+	+	+	+	+	Clock Prescale Register
0x14	IMSC	RW	+	+	+	+	+	+	+	Interrupt Mask Set/Clear Register
0x18	RIS	RO	+	+	+	+	+	+	+	Raw Interrupt Status Register
0x1C	MIS	RO	+	+	+	+	+	+	+	Masked Interrupt Status Register
0x20	ICR	wo	+	+	+	+	+	+	+	Interrupt Clear Register
0x24	DMACR	RW	+	+	+	+	+	+	+	MDA Control Register
Base Addr										
	SSP1		0x4004_0000	0x4004_0000	0x4004_0000	0x4004_0000	0x4000_0000	0x4000_0000	0x4000_0000	
	SSP2		0x400A_0000	0x400A_0000	0x400A_0000	0x400A_0000	-	-	-	
	SSP3		0x400F_8000	0x400F_8000	-	0x4000_0000	-	-	-	
	SSP4		-	0x4013_0000	-	0x4000_8000	-	-	-	

0x00	CR0	Control Register 0				
03	DSS	Data Size Select	02 - reserved. 3 - 4bits,, 0xF - 16bits			
45	FRF	Frame Format	b00 - SPI, b01 - SSI, b10 - Microwire, b11 - reserved			
6	SPO	Clock Polarity	SPI Only! 0 - Idle is Low			
7	SPH	Clock Capture Phase	SPI Only! 0 - capture on Rise, set on Fall			
815	SCR	Signal Clock Rate	0255, BitRate = Fsspclk/(CPSDVR * (1 + SCR))			
		0x00000000	ResetValue			
		0x0000FFFF	MaskValue			
	OD4	0 . 10				
0x04	CR1	Control Register 1				
0	LBM	Loop Back Mode	0 - Normal, 1 - LoopBack			
1	SSE	SyncSerial Enable	1 - Enabled			
2	MS	Master or Slave Mode	0 - Master, 1 - Slave			
3	SOD	Slave Output Disable	0 - Normal, 1 - Output disabled			
		0x00000000	ResetValue			
		0x0000000F	MaskValue			
0x08	DR	Data Register				
015	DATA	Data	WR - Out FIFO, RD - Read FIFO			
0.113	371.71	0x00000000	ResetValue			
		0x0000FFFF	MaskValue			
0x0C	SR	Status Register				
0	TFE		1 - FIFO_TX Empty			
1	TNF		1 - FIFO_TX Not Full			
2	RNE		1 - FIFO_RX Not Empty			
3	RFF		1 - FIFO_RX Full			
4	BSY		1 - Transfering, 0 - Idle			
		0x00000003	ResetValue			
		0x0000001F	MaskValue			
0x10	CPSR	Clock Procedor Pog				
		Clock Prescaler Reg	2 254 BitData Farmally // CDCD // D * /4 + CCD // EV/EN ONLY //			
07	CPSDVSR		2254, BitRate = Fsspclk/(CPSDVR * (1 + SCR)) EVEN ONLY!			

	0x00000000	ResetValue			
	0x000000FF	MaskValue			
IMSC	IRQ Mask Set/Clear				
RORIM	overrun	1 - Enable on FIFO_RX overflow (can't write new data)			
RTIM		1 - Enable on RX timeout (No data for 32 bits time & FIFO_RX not empty)			
RXIM		1 - Enable on FIFO_RX >= 4 words			
TXIM		1 - Enable on FIFO_TX <= 4 words			
	0x00000000	ResetValue			
	0x0000000F	MaskValue			
RIS	All IRQ Status				
RORRIS		1 - FIFO_RX overflow (can't write new data)			
RTRIS		1 - RX timeout			
RXRIS		1 - FIFO_RX >= 4 words			
TXRIS		1 - FIFO_TX <= 4 words			
	0x00000008	ResetValue			
	0x0000000F	MaskValue			
MIS	Masked IRQ Status				
RORMIS		1 - FIFO_RX overflow (can't write new data)			
RTMIS		1 - RX timeout			
RXMIS		1 - FIFO_RX >= 4 words			
TXMIS		1 - FIFO_TX <= 4 words			
	0x00000000	ResetValue			
	0x0000000F	MaskValue			
ICR	IQR Clear Register				
RORIC		1 - Clear FIFO_RX overflow flag			
RTIC		1 - Clear RX timeout			
	0x00000000	ResetValue			
	0x00000003	MaskValue			
	RORIM RTIM RXIM TXIM TXIM RIS RORRIS RTRIS RXRIS TXRIS MIS RORMIS RTMIS RXMIS TXMIS TXMIS ICR RORIC	IMSC			

0x24	DMACR	Masked IRQ Status	
0	RXDMAE		1 - Enable DMA call on FIFO_RX has data
1	TXDMAE		1 - Enable DMA call on FIFO_TX not Full
		0x00000000	ResetValue
		0x00000003	MaskValue