# 1. Description


# 1.1. Project

Project Name	stm32h7
Board Name	stm32h7
Generated with:	STM32CubeMX 4.25.0
Date	06/27/2018

# 1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H7x3
MCU name	STM32H743ZITx
MCU Package	LQFP144
MCU Pin number	144

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
10	PF0	I/O	FMC_A0	
11	PF1	I/O	FMC_A1	
12	PF2	I/O	FMC_A2	
13	PF3	I/O	FMC_A3	
14	PF4	I/O	FMC_A4	
15	PF5	I/O	FMC_A5	
16	VSS	Power		
17	VDD	Power		
22	PF10	I/O	LTDC_DE	
25	NRST	Reset		
26	PC0	I/O	FMC_SDNWE	
27	PC1	I/O	ETH_MDC	
30	VDD	Power		
31	VSSA	Power		
33	VDDA	Power		
35	PA1	I/O	ETH_REF_CLK	
36	PA2	I/O	ETH_MDIO	
37	PA3	I/O	LTDC_B5	
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	LTDC_VSYNC	
41	PA5	I/O	LTDC_R4	
42	PA6	I/O	LTDC_G2	
43	PA7	I/O	ETH_CRS_DV	
44	PC4	I/O	ETH_RXD0	
45	PC5	I/O	ETH_RXD1	
46	PB0	I/O	LTDC_R3	
47	PB1	I/O	LTDC_R6	
49	PF11	I/O	FMC_SDNRAS	
50	PF12	I/O	FMC_A6	
51	VSS	Power		
52	VDD	Power		
53	PF13	I/O	FMC_A7	
54	PF14	I/O	FMC_A8	
55	PF15	I/O	FMC_A9	

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)		1 3.761.61.7(0)	
56	PG0	I/O	FMC_A10	
57	PG1	1/0	FMC_A11	
	PE7	I/O	FMC_D4	
58	PE8	I/O		
59	PE9	I/O	FMC_D5	
60	VSS		FMC_D6	
61 62	VDD	Power Power		
63	PE10	I/O	FMC_D7	
64	PE11	I/O	FMC_D8	
65	PE12	I/O	FMC_D9	
66	PE12	I/O	FMC_D10	
67	PE14	1/0	FMC_D11	
68	PE15	1/0	FMC_D12	
69	PB10	I/O	LTDC_G4	
70	PB11	I/O		
71	VCAP1	Power	LTDC_G5	
71	VDD	Power		
73	PB12	I/O	ETH TYPO	
	PB13	I/O	ETH_TXD0	
74	PD8	I/O	ETH_TXD1	
77	PD9	I/O	FMC_D13	
78		I/O	FMC_D14	
79	PD10	Power	FMC_D15	
83 84	VSS VDD	Power		
85	PD14	I/O	FMC_D0	
	PD15	1/0		
86 89	PG4	I/O	FMC_D1	
90	PG5	1/0	FMC_BA0	
	PG6		FMC_BA1	
91	PG7	I/O I/O	LTDC_R7	
92		1/0	LTDC_CLK	
93	PG8		FMC_SDCLK	
94	VSS	Power		
95	VDD33_USB	Power	LTDC LICYNIC	
96	PC6	1/0	LTDC_HSYNC	
97	PC7	1/0	LTDC_G6	
98	PC8	1/0	SDMMC1_D0	
99	PC9	1/0	SDMMC1_D1	
100	PA8	1/0	LTDC_B3	
101	PA9	I/O	LTDC_R5	

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
102	PA10	I/O	LTDC_B4	
106	VCAP2	Power		
107	VSS	Power		
108	VDD	Power		
111	PC10	I/O	SDMMC1_D2	
112	PC11	I/O	SDMMC1_D3	
113	PC12	I/O	SDMMC1_CK	
114	PD0	I/O	FMC_D2	
115	PD1	I/O	FMC_D3	
116	PD2	I/O	SDMMC1_CMD	
117	PD3	I/O	LTDC_G7	
120	VSS	Power		
121	VDD	Power		
125	PG10	I/O	LTDC_G3	
126	PG11	I/O	ETH_TX_EN	
130	VSS	Power		
131	VDD	Power		
132	PG15	I/O	FMC_SDNCAS	
135	PB5	I/O	FMC_SDCKE1	
136	PB6	I/O	FMC_SDNE1	
138	воото	Boot		
139	PB8	I/O	LTDC_B6	
140	PB9	I/O	LTDC_B7	
141	PE0	I/O	FMC_NBL0	
142	PE1	I/O	FMC_NBL1	
143	PDR_ON	Reset		
144	VDD	Power		

# 4. Clock Tree Configuration



Page 6

# 5. IPs and Middleware Configuration

## 5.1. ETH

Mode: RMII

## 5.1.1. Parameter Settings:

**General: Ethernet Configuration:** 

Warning The ETH can work only when RAM is pointing at 0x24000000

Note PHY Driver must be configured from the LwIP 'Platform Settings' top right tab

Ethernet MAC Address 00:80:E1:00:00:00

Tx Descriptor Length 4

First Tx Descriptor Address 0x30040060 \*

Rx Descriptor Length

First Rx Descriptor Address 0x30040000 \*
Rx Buffers Address 0x30040200 \*

Rx Buffers Length 1524

# 5.2. FMC

# SDRAM 1

Clock and chip enable: SDCKE1+SDNE1

Internal bank number: 4 banks

Address: 12 bits

Data: 16 bits

Byte enable: set

### 5.2.1. SDRAM 1:

#### **SDRAM** control:

Bank SDRAM bank 2

Number of column address bits 8 bits

Number of row address bits 12 bits

CAS latency 1 memory clock cycle

Write protection Disabled
SDRAM common clock Disabled
SDRAM common burst read Disabled

SDRAM common read pipe delay 0 HCLK clock cycle

### SDRAM timing in memory clock cycles:

Load mode register to active delay 16

Exit self-refresh delay 16

Self-refresh time 16

SDRAM common row cycle delay 16

Write recovery time 16

SDRAM common row precharge delay 16

Row to column delay 16

## 5.2.2. Bank Mapping:

### **Mapping parameters:**

FMC bank mapping Default mapping

## 5.3. LTDC

Display Type: RGB565 (16 bits)

# 5.3.1. Parameter Settings:

## Synchronization for Width:

Horizontal Synchronization Width 8
Horizontal Back Porch 7
Active Width 640
Horizontal Front Porch 6
HSync Width 7
Accumulated Horizontal Back Porch Width 14
Accumulated Active Width 654
Total Width 660

### **Synchronization for Height:**

Vertical Synchronization Height 4

Vertical Back Porch 2

Active Height 480

Vertical Front Porch 2

VSync Height 3

Accumulated Vertical Back Porch Height 5

Accumulated Active Height 485

Total Height 487

#### **Signal Polarity:**

Horizontal Synchronization Polarity	Active Low
Vertical Synchronization Polarity	Active Low
Not Data Enable Polarity	Active Low
Pixel Clock Polarity	Normal Input

#### **BackGround Color:**

 Red
 0

 Green
 0

 Blue
 0

## 5.3.2. Layer Settings:

#### **BackGround Color:**

 Layer 0 - Blue
 0

 Layer 0 - Green
 0

 Layer 0 - Red
 0

 Layer 1 - Blue
 0

 Layer 1 - Green
 0

 Layer 1 - Red
 0

#### **Windows Position:**

Layer 0 - Window Horizontal Start 0

Layer 0 - Window Horizontal Stop 0

Layer 0 - Window Vertical Start 0

Layer 0 - Window Vertical Stop 0

Layer 1 - Window Horizontal Start 0

Layer 1 - Window Horizontal Stop 0

Layer 1 - Window Vertical Start 0

Layer 1 - Window Vertical Start 0

Layer 1 - Window Vertical Start 0

Layer 1 - Window Vertical Stop 0

### **Pixel Parameters:**

Layer 0 - Pixel Format ARGB8888

Layer 1 - Pixel Format ARGB8888

#### Blending:

Layer 0 - Alpha constant for blending 0

Layer 0 - Default Alpha value 0

Layer 0 - Blending Factor1 Alpha constant
Layer 0 - Blending Factor2 Alpha constant

Layer 1 - Alpha constant for blending 0
Layer 1 - Default Alpha value 0

Layer 1 - Blending Factor1 Alpha constant
Layer 1 - Blending Factor2 Alpha constant

#### Frame Buffer:

Layer 0 - Color Frame Buffer Start Adress 0

Layer 0 - Color Frame Buffer Line Length (Image Width) Layer 0 - Color Frame Buffer Number of Lines (Image 0 Height) Layer 1 - Color Frame Buffer Start Adress 0 Layer 1 - Color Frame Buffer Line Length (Image 0

Layer 1 - Color Frame Buffer Number of Lines (Image 0

Height)

#### **Number of Layers:**

Number of Layers 2 layers

## 5.4. SDMMC1

Mode: SD 4 bits Wide bus

# 5.4.1. Parameter Settings:

### **SDMMC** parameters:

Clock transition on which the bit capture is made Rising transition

SDMMC Clock output enable when the bus is idle Disable the power save for the clock SDMMC hardware flow control The hardware control flow is disabled

0

SDMMCCLK clock divide factor

# 5.5. SYS

**Timebase Source: SysTick** 

<sup>\*</sup> User modified value

# 6. System Configuration

# 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Low	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC0	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	1 20	T WO_DIT	/ itternate i anotion i asiri uli	110 pair up and no pair down	vory riigii	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB5	FMC_SDCKE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB6	FMC_SDNE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
LTDC	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA4	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA5	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB0	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB1	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB11	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC6	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA8	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA10	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD3	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG10	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB8	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB9	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SDMMC1	PC8	SDMMC1_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC9	SDMMC1_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC10	SDMMC1_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	SDMMC1_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	SDMMC1_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD2	SDMMC1_CMD		No pull-up and no pull-down	Very High	

# 6.2. DMA configuration

nothing configured in DMA service

# 6.3. BDMA configuration

nothing configured in DMA service

# 6.4. MDMA configuration

nothing configured in DMA service

# 6.5. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
PVD and AVD interrupts through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
FMC global interrupt		unused	
SDMMC1 global interrupt		unused	
Ethernet global interrupt		unused	
Ethernet wake-up interrupt through EXTI line 86	6 unused		
FPU global interrupt	unused		
LTDC global interrupt	unused		
LTDC global error interrupt	unused		
HSEM1 global interrupt		unused	

<sup>\*</sup> User modified value

# 7. Power Consumption Calculator report

## 7.1. Microcontroller Selection

Series	STM32H7
Line	STM32H7x3
мси	STM32H743ZITx
Datasheet	030538_Rev1

### 7.2. Parameter Selection

Temperature	25
Vdd	3.0

# 8. Software Project

# 8.1. Project Settings

Name	Value
Project Name	stm32h7
Project Folder	C:\Users\colin\Desktop\stm32h7
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_H7 V1.2.0

# 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

9. Softw	are Pac	ck Report
----------	---------	-----------