

## Assignment 6

### D Flip Flop




Figure 1: Example 1

### D Latch




Figure 2: Example 2

The D-Type Flip-flop changed state when it was rising clock edge. You can use a JK flip flop to make a T flip flop because they are essentially the same circuit design where a T flip flop has two inputs rather than one. According to the documentation provided by Fairchild, it is possible for one to make a 8 bit binary counter but if asked to on the spot, I personally cannot. [http://home/jared/Documents/School/CompSci-CSUF/CPSC-240/Documents/Final Study Guide/01 Flip Flops/](http://home/jared/Documents/School/CompSci-CSUF/CPSC-240/Documents/Final%20Study%20Guide/01%20Flip%20Flops/)

## Flip Flops

The purpose of a flip flop is to preserve the data over a duration of time. Ones that are clocked will ignore all of the inputs given until the clock is signaled.

### Clocks

- Rising Edge: the transition from low to high
- Falling Edge: the transition from high to low




Figure 3: Clock Diagram

### Caveat

There is a problem called **metastability** which is when the clock and data line are changed at around the same time, the hardware has a hard time telling which one came first, so there may be undefined behavior that would incur.

## D Flip Flop

- When E is high (1), Q follows D with Q' the complement of Q
- When E is low (0), the output remains the same (no state change) and D is ignored
- E: Enable
- D: Data
- Q Q' : Output




Figure 4: D Flip Flop with Truth Table

## D Flip Flop (Clocked)

- Captures the value of the D input at a specific portion of the clock cycle (rising or falling edge)
- **Clock Cycle:** the clock line going high and then low again




Figure 5: D Latch Diagram

## SR Flip Flop

- When both S and R are low, the outputs are in a constant state
- Q and Q' are complementary; when Q is high, Q' is low




Figure 6: SR Latch

INPUTS			OUTPUT	STATE
CLK	S	R	Q	
X	0	0	No Change	Previous
↑	0	1	0	Reset
↑	1	0	1	Set
↑	1	1	-	Forbidden

Figure 7: SR Truth Table

## JK Flip Flop

- All state changes are synced to a clock point
  - When J is 1 and K is 0, on the next clock rising edge, Q will go high
  - When K is 1 and J is 0, on the next clock rising edge Q will go low
  - When J and K are both 0, nothing will happen when the clock is pulsed
  - If J and K are 1, no matter the state of Q, it will change to the opposite state (flipping)




Figure 8: JK Flip Flop Diagram

## T Flip Flop

- When T is high, every clock cycle will toggle the outputs

### T Flip-flop




Figure 9: T Flip Flop Diagram