

An FPGA Learning Experience: SPI Interface to Max10 FPGA

ARRL and TAPR 38th Annual Digital Communications Conference

Gregory Raven KF5N
greg.electricity@gmail.com

September 21 2019



Gregory Raven, first licensed novice WD5HUV in 1978.

KF5N since 1980.

35 Year Motorolan, entire career designing Two-way FM Radios. Mostly interested in Ham Radio experimenting and science. Residing in Florida, all of my antennas have been blown down by hurricanes or struck by lightning.


NOT a professionally trained digital hardware engineer! I am a very "Analog-RF" engineer. Eventually I decided learning digital was a good idea, and I attended the TAPR conference in Maryland in 2011. Slowly going up the learning curve since then ...



The Golden Age of Single Board Computers

My early introduction to "digital" was via Arduino, and later Beaglebone and Raspberry Pi. The so-called "Single Board Computer" or "SBC".

I spent a couple of years working with SBCs. This was greatly accelerated when I got my hands on "Exploring Beaglebone, Tools and Techniques for Building with Embedded Linux" by Derek Molloy. Great book!



Prerequisites to begin FPGA?

- Digital Hardware experience (but not that much!)
- Work with SBCs for a while. Finish some projects.
- C or similar programming. You did this working with SBCs?
- Discretionary time to expend. FPGA is not rocket science, but it is time consuming!
- Optional: Projects with some flavor of RTOS. Helps understanding of why FPGA is great! (ESP32, FreeRTOS, \$10)



The State of “Hobbyist” FPGA

“Hobbyist” FPGA is miniscule compared to SBC:

- Dozens, maybe hundreds of SBC books. FPGA: 4
- Fair representation on hackster.io and hackaday.io.
- ARRL bookstore: lots of Arduino, RPi, nothing on FPGA.

As usual, Amateur Radio experimenters were pioneers in new technology, having used FPGA to create early state-of-the-art “Software Defined Radio” transceivers. This goes back to at least the early 2000s, and perhaps years earlier than that. Does anyone know the first Amateur Radio application of FPGA?



FPGA Boards?

What is out there to work with?

<https://makezine.com/comparison/boards/>

Currently, most FPGA are “development boards” intended for industrial or academic applications.

There is a little bit of good news! Will return to this topic later ...



What is exciting about FPGAs?

“3-D Printer for Electronics?”

HARDWARE not software!

This gives you the power to create multiple specifically targeted digital machines which can work independently of one another. This is the capability that SDR uses to crunch DSP math very efficiently while handling data flow simultaneously. A list of FPGA applications from Wikipedia:

https://en.wikipedia.org/wiki/Field-programmable_gate_array



How Do You Begin?

For FPGA this is not as clear as SBCs. To an SBC beginner I would say to get an Arduino UNO and a good book or website and get going. Later graduate to embedded Linux and RPi, Beaglebone, or equivalent.

So I will give an example here, not correct for everyone ... Lectures by Bruce Land of Cornell University using PIC32:

https://www.youtube.com/watch?v=FYy6JN0vpg0&list=PLKcjQ_UFkrd4z2qoFuJ1jtVhCSuxxCTpk

This course uses a PIC32 microcontroller board. However, the material in the lectures is generic enough to apply to any board which can be programmed in C. Even better, a second course covers FPGA!

https://www.youtube.com/playlist?list=PLKcjQ_UFkrd7Uc0VMm39A6VdMbWWq-e_c

and the matching website:

<http://people.ece.cornell.edu/land/courses/ece5760/>



Online MOOC Style Courses?

I tried:

- Coursera
- Udemy
- Hackster.io

I didn't get much out of the above. They didn't really follow through to a practical application. Hopefully some new courses on FPGA will appear, and I'm sure they will. So far my experience with FPGA MOOCs is underwhelming.



Better than MOOCs: Your Friendly FPGA Device Supplier

Class Registration Details for Become an FPGA Designer in 4 Hours

[Browse and Search Courses](#)

Start Your Online Class

[Browse and Search Courses](#)

[Back To Home Page](#)

Class Detail

Registration #:	1-1350113741	Session #:	1-781714388
Registration Date:	2018/10/01	Location:	On-line
Registered Person:	GREGORY RAVEN		
Description:	<p>This course gives you basic skills to design with Intel FPGAs. It uses lecture, demonstrations & labs that can be completed in 4 hours. Learn architectural features of Intel FPGAs & how the Intel Quartus® Prime software works. The labs train you to:</p> <p>1) Set up a design project, 2) set assignments & compile a design, 3) perform timing analysis, 4) perform power analysis, 5) download a design to hardware, 6) debug a design with the Signal Tap logic analyzer</p> <p>The course is most beneficial using the Cyclone® V GX Starter Kit or the MAX 10 DE10-Lite Kit from Terasic. Consult Terasic/ Digikey websites for details on the kits. If you choose not to purchase a kit, you can complete all labs except Design Download & Debug. Links to download lab files are in the Notes section.</p>		

Figure: Intel "Become an FPGA Designer in 4 Hours"



Choosing a Development Board

As mentioned earlier, the choice is limited compared to SBCs. Most are targeted at industrial/academic application. Many are expensive!

The Cornell FPGA course uses an "SOC" style device, and the board cost is \$250. For someone who is not sure about FPGA, that is too much!

Also, an "SOC" is too much for a beginner. This has two Cortex A9 processors, runs its own flavor of embedded Linux, and it looks overwhelming!

The same company making the DE1-SOC also makes others:

<https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163>



What I Selected

Terasic DE10-Lite is a cost-effective Altera MAX 10 based FPGA board. The board utilizes the maximum capacity MAX 10 FPGA, which has around 50K logic elements (LEs) and on-die analog-to-digital converter (ADC). It features on-board USB-Blaster, SDRAM, accelerometer, VGA output, 2x20 GPIO expansion connector, and an Arduino UNO R3 expansion connector in a compact size.

The DE10-Lite kit also contains lots of reference designs and software utilities for users to easily develop their applications based on these design resources.

<https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=234&No=1021>



What I Selected




Figure: Terasic DE10-Lite \$85



Wait!!! Don't Put it in the Cart and Purchase

This is not a moment for “instant gratification”! You have some work to do first.

Before you take the plunge, you **MUST** install the tools required to make this thing work! I chose an Intel (formerly Altera) based board (MAX10), so this means installing “Quartus”. Xilinx devices will require “Vivado”.

But to do this, you should get a “free” account at the Intel site:

<https://www.intel.com/content/www/us/en/products/programmable.html>

Go here for “Quartus Prime Lite”:

<http://fpgasoftware.intel.com/?edition=lite>

Make sure you can install and run this large beast!



Development Platforms

I am a huge fan of Linux and I almost always use a distribution of Ubuntu. Quartus has a version for Windows, however, I have not tested it.

Regarding Ubuntu, I don't recommend running Quartus in Ubuntu directly. The simulation tool, Vsim, will not run.

Instead, use a Virtual Box to create a "virtual machine". I experimented with Centos 6 and 7. Centos 6 was the easiest to configure.

Quartus is a significant user of desktop real estate. I don't think anything less than full HD (1920x1080) is going to be satisfactory. I found FHD to be marginal, and I bought a new 27 inch "QHD" display, which is 2560x1440 pixels. Much better!



Project Inspiration: JTAG Interface to DE10-Lite

I had abandoned the SOC with embedded Linux as too complex, however, I still wanted a means of “talking” to the FPGA, preferably from my Ubuntu box.

After a bunch of searching, I found this:

<https://github.com/hildebrandmw/de10lite-hdl>

The interesting feature of this project is the usage of the USB to load data (animated GIF image file) to the FPGA. So this is a data pipeline from a Linux desktop to the FPGA which is built into the board! The interface is via “JTAG”, which is typically used as a debugging interface. It is not specifically intended for mass data transfer, but in this case it was pressed into service.



Project Inspiration: JTAG Interface to DE10-Lite




Figure: Play_gif JTAG Interface System Diagram

Not shown is a running instance of Quartus and TCL/JTAG server required to make this system function.



IP and Platform Designer

FPGA Jargon: “Intellectual Property” or “IP”

“Intellectual Property” (IP) in the context of semiconductor devices is a block of circuitry which has been heavily engineered and refined to perform some particular function.

Due to the way integrated circuits are manufactured, blocks of “IP” can be added to the silicon and be expected to perform to the IP owner’s specifications. Typically IP can be included as part of a design kit, or it can be paid for with a license fee.

In our case, we are given a whole bunch of IP for free that we can experiment with! This is bundled into “Platform Designer” which is a tool-within-a-tool in the Quartus design suite.



IP and Platform Designer

File Edit System Generate View Tools Help

IP Catalog System Contents Address Map Interconnect Requirements

System: system Path: clk_0

Use Connections Name Description Export Clock Base End IRQ Tags

<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_0	Clock Source	clk	exported				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_in	Clock Input	clk					
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_in_reset	Reset Input	reset	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_out	Reset Output	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_reset	Reset Output	clk_0					
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altpll_0	ALTPLL Intel FPGA IP						
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	inc1k_interface	Clock Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	inc1k_interface_reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	pll_slave	Avalon Memory Mapped Slave	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	c0	Clock Output	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	c1	Clock Output	altpll_0_c1	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	c2	Clock Output	altpll_0_c2	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	jtag_master	JTAG to Avalon Master Bridge	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk	Clock Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk_reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	master_reset	Avalon Memory Mapped Master	[clk]	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	sdram_controller	SDRAM Controller Intel FPGA IP						
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk	Clock Input	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	s1	Avalon Memory Mapped Slave	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	wire	Conduit	sdram	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	bridge_0	External Bus to Avalon Bridge	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk	Clock Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	avalon_master	Avalon Memory Mapped Master	interface	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	external_interface	Conduit						
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clock_bridge	Clock Bridge	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	in_clk	Clock Input	clock_brid...	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	out_clk	Clock Output	clk_100	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	framecount	PIO (Parallel I/O) Intel FPGA IP	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk	Clock Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	s1	Avalon Memory Mapped Slave	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	external_connection	Conduit	framecount	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	imagecount	PIO (Parallel I/O) Intel FPGA IP	altpll_0_c0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	clk	Clock Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	reset	Reset Input	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	s1	Avalon Memory Mapped Slave	clk_0	Double-click to export				
<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	external_connection	Conduit	imagecount	Double-click to export				

Current filter:

Messages

Type	Path	Message
1 Info Message		
1	system.sdram_controller	SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release

0 Errors, 0 Warnings

Generate HDL... Finish

IP and Platform Designer




Figure: Play_gif with SPI System Diagram

Replacing the JTAG with a SPI interface. Drop in the included SPI IP!



FTDI USB to SPI Adapter

The significant change on the FPGA is the swapping of the JTAG Avalon bus master with the SPI-Avalon slave. This was not entirely a drop-in replacement, as there were changes to reset and clock connections in addition to swapping JTAG to SPI components. But it is easy, and the swapping can be done in a couple of minutes.

External to the DE10-Lite board, there is a USB to SPI adapter board. This board is based on the FT232H chip by FTDI. This can be bought from eBay for about \$10. Search for “ft232 spi” and you will find several options. I recommend one with headers to allow it to be plugged into a common breadboard. The FTDI device requires a C shared library (libMPSSE) to be installed:

<https://www.ftdichip.com/Support/SoftwareExamples/MPSSE/LibMPSSE-SPI.htm>



DE10-Lite + FTDI USB to SPI

Here is the rapid-prototype breadboard hook-up:




Figure: DE10-Lite Connected to FTDI SPI Breakout

In spite of the length of the breadboard jumper wires, the SPI interface performed remarkably well right up to the FTDI clock limit of 30 MHz.



SPI Driver in Julia Programming Language

The github project from which mine was derived uses a programming language called “Julia” in the JTAG server and for image data processing:



Figure: <https://julialang.org/>

Rather than reinventing the wheel, I decided to use the image processing portion of the Julia program. However, how to drive the FTDI SPI device? I needed something to replace the JTAG server.



SPI Driver in Julia Programming Language

The FTDI USB-to-SPI device is supported with a C shared library. This library has the initialization, read, write, and shutdown command necessary to work with the device.

Fortuitously, the Julia language includes the capability to call C library functions in a very direct way! I was skeptical at first, but I quickly had the SPI device's initialization function running and returning with no error. The other required functions were quickly added. I now had full control of the SPI bus from the command line!



Project System Diagram




Figure: Project System: Desktop -> USB-to-SPI <-> FPGA -> VGA Monitor



Notes on Verilog/SystemVerilog

A good book which costs \$20 at Amazon:

You will need to go up the learning curve on Hardware Description Language. Here an inexpensive book (\$20) which will get you going:

“Designing Digital Systems with SystemVerilog” Brent E. Nelson, Brigham Young University



Notes on Verilog/SystemVerilog



The most important thing to understand about Verilog/SystemVerilog from the Nelson book:

“You must remember that when designing using an HDL (Hardware Description Language), you are not writing a computer program which will be compiled and then executed sequentially like C or Java. Rather, you are describing a set of hardware building blocks and their interconnections.”




The New Wave of FPGA: Sipeed

<https://www.seeedstudio.com/Sipeed-TANG-PRIMER-FPGA-Development-Board-p-2881.html>



TANG PRIMER FPGA Dev. Board



Taste RISC-V

Breadboard Friendly

Cost-effective

Sipeed TANG PRIMER FPGA Dev. Board

SKU 102110202


★★★★★ [2 Reviews](#)

Tang features Anlogic EG4S20 FPGA - unrelated to Amlogic - which run a RISC-V software, and all is packaged in a small small form factor.

\$17.90
In Stock

2+: \$17.60
50+: \$16.90

- 1 + US Warehouse

 [Add to Cart](#)

Tags: Sipeed TANG FPGA

Figure: Sipeed Tang Primer FPGA Development Board




The New Wave of FPGA: Arduino Vidor

<https://store.arduino.cc/usa/mkr-vidor-4000>

ARDUINO MKR VIDOR 4000

Code: ABX00022



\$74.90
tax not included

Quantity:

ADD TO CART

Want to learn more?


GETTING STARTED

Figure: Arduino Vidor: Intel Cyclone 10CL016 + Microchip SAMD21 (32 bit ARM Cortex M0+)



The New Wave of FPGA: TinyFPGA

<https://www.adafruit.com/product/4038>



TinyFPGA BX - ICE40
FPGA Development
Board with USB

PRODUCT ID: 4038

\$38.95

47 IN STOCK

1

ADD TO CART

ADD TO WISHLIST

DESCRIPTION

TECHNICAL DETAILS

Figure: TinyFPGA: Lattice ICE40 FPGA. Supported by open-source tools!



Github repositories for my FPGA projects:

Conference paper and slides in this one:

<https://github.com/Greg-R/spiavalonfpga>

My rotator control project:

<https://github.com/Greg-R/rotorcommand1>



FPGAs in the Silicon Ecosystem

Boiling it down to fundamental capabilities:




Figure: Digital Hardware in Silicon Comparison

