

IP Catalog

Project

New Component...

System

Library

Basic Functions

DSP

Interface Protocols

Low Power

Memory Interfaces and Controllers

Processors and Peripherals

Qsys Interconnect

Tri-State Components

University Program

Hier: Device F

system [system.qsys\*]

clk

clk\_100

clk\_25

framecount

imagecount

interface

reset

sdram

sdram\_clk\_100

altpll\_0

bridge\_0

clk\_0

clock\_bridge

framecount

imagecount

jtag\_master

sdram\_controller

Connections

System Contents Address Map Interconnect Requirements

System: system Path: clk\_0

Use

Connections

Name

Description

Export

Clock

Base

End

IRQ

Tags

☒



clk\_0

Clock Source

clk\_in  
clk\_in\_reset  
clk  
clk\_reset

Reset Input  
Reset Input  
Clock Output  
Reset Output

clk  
reset

exported

clk\_0

☒



altpll\_0

ALTPLL Intel FPGA IP

inclk\_interface  
inclk\_interface\_reset  
pll\_slave  
c0  
c1  
c2

Clock Input  
Reset Input  
Avalon Memory Mapped Slave  
Clock Output  
Clock Output  
Clock Output

clk\_0  
[inclk\_inte...]  
[inclk\_inte...]  
altpll\_0\_c0  
altpll\_0\_c1  
altpll\_0\_c2

clk\_0

0x0400\_0020

0x0400\_002f

☒



jtag\_master

JTAG to Avalon Master Bridge

clk  
clk\_reset  
master  
master\_reset

Clock Input  
Reset Input  
Reset Input  
Avalon Memory Mapped Master  
Reset Output

clk\_0  
[clk]

clk\_0

☒



sdram\_controller

SDRAM Controller Intel FPGA IP

clk  
reset  
s1  
wire

Clock Input  
Reset Input  
Reset Input  
Avalon Memory Mapped Slave  
Conduit

altpll\_0\_c0  
[clk]  
[clk]

sdram

0x0000\_0000

0x03ff\_ffff

☒



bridge\_0

External Bus to Avalon Bridge

clk  
reset  
avalon\_master  
external\_interface

Clock Input  
Reset Input  
Reset Input  
Avalon Memory Mapped Master  
Conduit

altpll\_0\_c0  
[clk]  
[clk]

interface

☒



clock\_bridge

Clock Bridge

in\_clk  
out\_clk

Clock Input  
Clock Input  
Clock Output

altpll\_0\_c0  
clock\_brid...

clk\_100

☒



framecount

PIO (Parallel I/O) Intel FPGA IP

clk  
reset  
s1  
external\_connection

Clock Input  
Reset Input  
Reset Input  
Avalon Memory Mapped Slave  
Conduit

altpll\_0\_c0  
[clk]  
[clk]

framecount

0x0400\_0000

0x0400\_000f

☒



imagecount

PIO (Parallel I/O) Intel FPGA IP

clk  
reset  
s1  
external\_connection

Clock Input  
Reset Input  
Reset Input  
Avalon Memory Mapped Slave  
Conduit

altpll\_0\_c0  
[clk]  
[clk]

imagecount

0x0400\_0010

0x0400\_001f

Current filter:

Messages

Type

Path

Message

1 Info Message

system.sdram\_controller

SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.

0 Errors, 0 Warnings

Generate HDL... Finish