
LC3-1

The LC-3 A Review





Introduction

◆ In this class we will:

- Complete the hardware design of the LC-3
- Simulate it
- Run programs on it



Reference Information


- ◆ You will *need* the LC-3 Description
- ECEn 124 / CS 124 Textbook:

"Introduction to Computing Systems" (second edition) Yale N. Patt & Sanjay J. Patel McGraw-Hill Higher Education 2004

- ◆ Useful Sections (in order of importance):
 - Appendix A (available on class webpage)
 - Chapter 5
 - Chapter 4
- Reference material available on the class webpage




LC3-1






LC3-1




- Memory is used to store a sequence of instructions
- Memory is also used to store data
- Memory Address Register (MAR) selects which location in memory will be read or written
- Memory Data Register (MDR) contains the data read or to be written








- Arithmetic Logic Unit (ALU) does computations and information processing (ADD, AND, NOT, etc.)
- Registers (TEMP) provide a small amount of highspeed temporary storage






LC3-1

- Control Unit (CU) determines what to do next and controls the rest of the processor
- ◆ Program Counter (PC) contains the address of the next instruction to be executed
- ◆ Instruction Register (IR) contains the current instruction being executed










LC3-1

- ◆ Fetch an instruction
- ◆ Execute it
- Repeat

(Looks a lot like a State Graph)





The Instruction Set Architecture (ISA)

◆ <u>ISA</u> for LC-3

- Everything about the computer the software needs to know
 - Memory organization
 - Register set
 - Instruction set
 - Opcodes
 - Data types
 - Addressing modes
- Everything the hardware designer needs to know in order to build a computer
 - Details of how to implement the ISA in hardware are left up to the designer's imagination



Memory Organization

- ◆ The LC-3 is a 16-bit machine
 - All instructions fit into a 16-bit word
 - Memory is accessed using a 16-bit address word
 - Its address space is 2¹⁶ locations (65,536 locations)
 - Memory is word-addressable
 - Each location is 16-bits wide (2 bytes each)
 - Total memory size is 131,072 bytes
 - The LC-3 is not byte addressable, unlike most machines




Register Set

- Memory access is relatively slow
 - It is outside the processing unit
 - It requires completion of an instruction to access (LDR)
- ◆ Registers are *inside* the processing unit
 - They can be accessed *during* an instruction (ADD)
- ◆ Nearly all computers have a *register set*
 - LC-3 has 8 general purpose registers
 - Named R0, R1, ..., R7
 - They are addressed with a 3-bit field in an instruction



Data Types


- ◆ LC-3 has only one data type
 - 16-bit two's complement integer
- Other computers have others
 - 32-bit floating point (*float*)
 - 64-bit floating point (double)
 - 32-bit signed/unsigned (int)
 - 16-bit signed/unsigned (short)
 - 8-bit signed/unsigned (char)
 - Possibly more...






LC3-1

LC-3 Instructions





Anatomy of an Instruction



Op-Code (tells what the instruction is)

Meaning of remaining 12 bits depends on the Op-Code

This is a 16-bit instruction format.

The instruction always fills one 16-bit word.



A Note About Register Notation

◆ We will often write things like this:

$$R6 = R5 + R3$$

- ♦ What we mean is:
 - The result of adding the *contents of* R5 to the *contents of* R3 is stored into R6
- ♦ What does this mean?

$$R6 = R5 + 7$$

■ The result of adding the *contents of* R5 to the integer 7 is stored into R6




The Instruction Set

- ◆ LC-3 has 16 instructions
- ◆ Three *types* of instructions
 - Operate instructions
 - Operate on data (ADD R6, R2, R5)
 - Data movement instructions
 - Memory ↔ registers (LDR R2, R3, #6)
 - Memory/registers ↔ input/output devices
 - Control instructions
 - Change which instruction is executed next (JMP R3)




The Operate Instructions





ADD R6, R2, R5

An Operate Instruction



Op-Code Tells what the instruction is

DR Where the result Is stored

SR1 Where the 1st operand comes from

unused in this instruction

SR₂ Where the 2nd operand comes from

ADD


R6

R2

R5

R6 = R2 + R5

The Data Movement Instructions






LC3-1

LDR R2, R3, 6

An LDR Instruction




EffectiveMemoryAddress <= R3 + 6
R2 = MEM[EffectiveMemoryAddress]

This requires the computation of an effective memory address. It is base + offset. The contents of R3 are the base address and 6 is the offset.



LC3-1


Control Instructions





A JSRR Instruction

JSRR R3



JSRR


R3

This is how a subroutine call would be executed.



A JMP Instruction

JMP R3



address comes from

JMP R3

PC <= R3

This is how a GOTO statement would be executed.




The LC-3 Architecture

A More Detailed Look



The LC-3 – Global Bus


- ◆ A bus
 - Common data highway
 - multiple on-ramps and off-ramps
 - Most data transfers between units go across the bus
 - Example: $PC \Rightarrow MAR$
 - Example: $MDR \Rightarrow IR$
- ♦ A *tri-state* driver
 - Can drive 1's and 0's on the bus
 - Can disconnect from the bus
- Control unit turns them on and off





The LC-3 – Instruction Register (IR)

- lacktriangle The IR
 - During a fetch the IR is loaded from the bus
 - Control unit controls when it should be loaded
 - Its fields are pulled apart and fed to many places in the circuit
 - op code
 - source/destination registers
 - immediate data
 - offsets




BYU



The LC-3 – Registers

- **♦** The *register file*
 - 8 words of 16-bits each
 - R0-R7
- Two read address ports
- One write address port
- Control unit generates control and address signals
 - To read register file
 - To write back into the register file





The LC-3 - ALU


lacktriangle The ALU

 Does the arithmetic and logical operations on the data

■ It is *always* working, results are only stored away at the right time

One input always comes from register file (a)


- Second input has two sources
 - register file (b)
 - imm5 from instruction (c)
 - always sign extended (d)
- ◆ Bit 5 of IR selects 2nd input (e)
- Control unit tells ALU which operation to perform (f)



BYU



The Operate Instructions






The LC-3 – Effective Address Block (EAB)


◆ The *EAB* (Effective Address Block)

 Calculates effective addresses for the MAR and the PC






LC3-1 Page 32 © 2003-2008 BYU







LC3-1














The LC-3 - EAB

◆ The *EAB* (Effective Address Block)

 Calculates effective addresses for the MAR and the PC

 It adds two operands that are selected by the control unit (a)

- One operand is zero or a sign extended field from the IR (10:0, 8:0, or 5:0) (b)
- ◆ The other operand is the current value of the PC or the contents of a register from the register file (c)
- ◆ The sum is passed to both the PCMUX and the MARMUX as an effective address (d)





ECEn 224

LC3-1 Page 37 © 2003-2008 BYU


The LC-3 - PC and PCMUX

ECEn 224

The *Program Counter*

During the fetch and at the end of some control instructions, the PC is updated to point to the next instruction to be executed

- New PC Computation
 - Can be PC+1 (a)
 - Can come from global bus (b)
 - Can come EAB (c)



LC3-1


Page 38

BYU



The LC-3 - PC and PCMUX

- Control unit controls loading of PC
 - Selects which value it should load (a)
 - Tells when PC should load a new value (b)
- Control unit tells PC when to drive onto global bus (c)






The LC-3 - MARMUX

◆ The *MARMUX*

 Selects what address is driven onto global bus for loading into the MAR

- MARMUX Sources
 - Can be IR_{7·0} zero extended (a)
 - For TRAP instructions
 - Can be output of EAB (b)
 - For load instructions
- Control unit selects source (c), controls driving it out onto global bus (d), and when MAR is loaded (e)





ECEn 224

LC3-1 © Page 40

© 2003-2008 BYU

The LC-3 - N, Z, P Condition Codes

◆ The condition code registers

■ 1-bit each


 Logic block monitors global bus values

> It continuously outputs whether bus value is negative, zero, or positive

• Control unit controls when N, Z, and P registers are actually loaded SEXT

 They are loaded on arithmetic and load instructions

 Control unit uses them to determine whether or not to branch on BR






ECEn 224

LC3-1 © 2003-2008 Page 41 BYU

The Memory

- On a read:
 - Address comes from MAR
 - Data is put into MDR and then out onto the bus
- On a write:
 - Address comes from MAR
 - Data to be written comes from MDR
- ◆ Control unit tells memory when to load MAR (a), what value to pass through the MDRMUX (b), when to load MDR (c), when to drive the value in the MDR onto global bus (d), and when to write to memory (e).





LC3-1 Page 42 © 2003-2008 BYU


Data Flow

Tracing Data And The Execution of Instructions Through LC-3



The Von Neumann Model

- ◆ Fetch an instruction
- ◆ Execute it
- Repeat






LC3-1

Example Instruction

- ◆ ADD R5, R2, R6
- Operands must already be in registers




$$R5 = R2 + R6$$



Instruction Fetch

Copy the PC into the MAR (a)

- Load Memory Output into MDR (b)
- ◆Load Output of MDR into IR (c)
- ◆Increment PC (d)



BYU




Operand Selection

0001 101 010 0 00 110

ADD DR SR1 SR2

◆ Send SR1 and SR2 fields from IR as addresses to the register file (a)

Retrieve values addressed by SR1 and SR2 and send to ALU for execution (b)






ECEn 224

LC3-1 © 2003-2008 Page 47 BYU

Execute

- The ALU does the addition
 - Control unit tells it which operation to do (ADD)



101

0001

010

0

00



LC3-1 Page 48 © 2003-2008 BYU


110

Store Result

Send DR field from IR as address to the register file (a)

Enable ALU output to pass onto the bus (b)

Store ALU output into DR by enabling register file load (c)



101

010


110

BYU



Another Example Instruction

- ◆ STR R2, R3, 9
- Numbers must already be in registers



EffectiveMemoryAddress <= R3 + 9 mem[EffectiveMemoryAddress] = R2



STR – Instruction Fetch


Same as ADD Instruction



LC3-1

STR

- Send BaseR field from IR as address to the register file (a)
- ◆ Add the contents of BaseR to the sign extended offset6 from the IR to form the destination memory address for the STR (b)
- Store the generated address into the MAR (c)






STR

Send SR field from IR as address to the register file (a)

Store the contents of SR to the MDR (b)

◆Perform the memory write (c)




BYU



Another Example Instruction

BRnz LABEL

Condition Codes loaded by previous instruction



if (n AND N) OR (z AND Z) OR (p AND P) PC = PC + PCoffset9




LC3-1

What are Condition Codes?

- ◆ LC-3 contains 3 special registers
 - 1-bit wide each
 - Named N, Z, P (negative, zero, positive)
- ◆ For most instructions, when a register is written with a new value then N, Z, and P are updated to reflect the value written
- Only specific instructions modify the condition codes
 - See back cover or appendix of ECEn/CS 124 book to be sure




All Instructions



BYU

Computer Engineering
Electrical Engineering

An if Statement Using BR





BRnz Instruction Fetch

Same as ADD Instruction




LC3-1

BRnz – Execution

0000 1 1 0 000 000 010

BR n z p PCoffset9

- Compare n and z in IR to N and Z registers
- Generate branch addressPC + SEXT(PCoffset9) (a)
- Pass new address through the PCMUX (b)
- Load branch address into PC iff the condition codes match
 (c)



BYU

