
CHAPTER 11

Interfacing to the PS/2 Keyboard and Mouse



A PS/2 mouse is shown above with the cover removed. The ball (upper right) rolls two plastic X and Y axles with a slotted wheel at one end. The slotted wheel passes through a square slotted case containing an IR emitter and detector pair. When the wheel rotates it generates pulses by interrupting the IR light beam. A microcontroller (lower left) counts the pulses and sends data packets containing mouse movement and button data to the PC.

11 Interfacing to the PS/2 Keyboard and Mouse

The PS/2 interface was originally developed for the IBM PC/AT's mouse and keyboard in 1984. The Altera FPGA boards support the use of either a mouse or keyboard using a PS/2 connector on the board (not both at the same time). This provides only the basic electrical connections from the PS/2 cable and the FPGA chip. It is necessary to design a hardware interface using logic in the FPGA chip to communicate with a keyboard or a mouse. Serial-to-parallel conversion using a shift register is required in the interface hardware.

11.1 PS/2 Port Connections

The PS/2 port consists of 6 pins including ground, power (VDD), keyboard data, and a keyboard clock line. The FPGA board supplies the power to the mouse or keyboard. Two lines are not used. Pins must be specified in one of the design files.

Commands Sent to Keyboard Hex Value Reset Keyboard FF Keyboard returns AA, 00 after self-test Resend Message FE Set key typematic (autorepeat) FB, XX XX is scan code for key FC, XX Set key make and break FD, XX Set key make Set all key typematic, make and break FA Set all keys make F9 Set all keys make and break F8 F7 Make all keys typematic (autorepeat) Set to Default Values F6 Clear Buffers and start scanning keys F4 F3, XX Set typematic (autorepeat) rate and delay Set typematic (autorepeat) rate and delay Bits 6 and 5 are delay (250ms to 1 sec) Bits 4 to 0 are rate (all 0's-30x/sec to all 1's 2x/sec) F2 Read keyboard ID Keyboard sends FA, 83, AB Set scan code set F0, XX XX is 01, 02, or 03 Echo EE Set Kevboard LEDs ED. XX XX is 00000 Scroll, Num, and Caps Lock bits 1 is LED on and 0 is LED off

Table 11.1 PS/2 Keyboard Commands and Messages.

Both the clock and data lines are open collector and bi-directional. The clock line is normally controlled by the keyboard, but it can also be driven by the computer system or in this case the FPGA chip, when it wants to stop data transmissions from the keyboard. Both the keyboard and the system can drive the data line. The data line is the sole source for the data transfer between the

computer and keyboard. The keyboard and the system can exchange several commands and messages as seen in Tables 11.1 and 11.2.

| Messages Sent by Keyboard | Hex Value |
|---|-----------|
| Resend Message | FE |
| Two bad messages in a row | FC |
| Keyboard Acknowledge Command Sent by Keyboard after each command byte | FA |
| Response to Echo command | EE |
| Keyboard passed self-test | AA |
| Keyboard buffer overflow | 00 |

Table 11.2 PS/2 Commands and messages sent by keyboard.

11.2 Keyboard Scan Codes

Keyboards are normally encoded by placing the key switches in a matrix of rows and columns. All rows and columns are periodically checked by the keyboard encoder or "scanned" at a high rate to find any key state changes. Key data is passed serially to the computer from the keyboard using what is known as a scan code. Each keyboard key has a unique scan code based on the key switch matrix row and column address to identify the key pressed.

There are different varieties of scan codes available to use depending on the type of keyboard used. The PS/2 keyboard has two sets of scan codes. The default scan code set is used upon power on unless the computer system sends a command the keyboard to use an alternate set. The typical PC sends commands to the keyboard on power up and it uses an alternate scan code set. To interface the keyboard to the FPGA board, it is simpler to use the default scan code set since no initialization commands are required.

11.3 Make and Break Codes

The keyboard scan codes consist of 'Make' and 'Break' codes. One make code is sent every time a key is pressed. When a key is released, a break code is sent. For most keys, the break code is a data stream of F0 followed by the make code for the key. Be aware that when typing, it is common to hit the next key(s) before releasing the first key hit.

Using this configuration, the system can tell whether or not the key has been pressed, and if more than one key is being held down, it can also distinguish which key has been released. One example of this is when a shift key is held down. While it is held down, the '3' key should return the value for the '#' symbol instead of the value for the '3' symbol. Also note that if a key is held down, the make code is continuously sent via the typematic rate until it is released, at which time the break code is sent.

11.4 The PS/2 Serial Data Transmission Protocol

The scan codes are sent serially using 11 bits on the bi-directional data line. When neither the keyboard nor the computer needs to send data, the data line and the clock line are High (inactive).

As seen in Figure 11.1, the transmission of a single key or command consists of the following components:

- 1. A start bit ('0')
- 2. 8 data bits containing the key scan code in low to high bit order
- 3. Odd parity bit such that the eight data bits plus the parity bit are an odd number of ones
- 4. A stop bit ('1')

The following sequence of events occur during a transmission of a command by the keyboard:

- 1. The keyboard checks to ensure that both the clock and keyboard lines are inactive. Inactive is indicated by a High state. If both are inactive, the keyboard prepares the 'start' bit by dropping the data line Low.
- 2. The keyboard then drops the clock line Low for approximately 35us.
- 3. The keyboard will then clock out the remaining 10 bits at an approximate rate of 70us per clock period. The keyboard drives both the data and clock line.
- 4. The computer is responsible for recognizing the 'start' bit and for receiving the serial data. The serial data, which is 8 bits, is followed by an odd parity bit and finally a High stop bit. If the keyboard wishes to send more data, it follows the 12th bit immediately with the next 'start' bit.

This pattern repeats until the keyboard is finished sending data at which point the clock and data lines will return to their inactive High state.




Figure 11.1 Keyboard Transmission of a Scan Code.

In Figure 11.1 the keyboard is sending a scan code of 16 for the "1" key and it has a zero parity bit. When implementing the interface code, it will be necessary to filter the slow keyboard clock to ensure reliable operation with the fast logic inside the FPGA chip. Whenever an electrical pulse is transmitted on a wire, electromagnetic properties of the wire cause the pulse to be distorted and some portions of the pulse may be reflected from the end of the wire. On some PS/2 keyboards and mice there is a reflected pulse on the cable that is strong enough to cause additional phantom clocks to appear on the clock line.

Here is one approach that solves the reflected pulse problem. Feed the PS/2 clock signal into an 8-bit shift register that uses a 24MHz clock. AND the bits of the shift register together and use the output of the AND gate as the new "filtered" clock. This prevents noise and ringing on the clock line from causing occasional extra clocks during the serial-to-parallel conversion in the FPGA chip.

A few keyboards and mice will work without the clock filter and many will not. They all will work with the clock filter, and it is relatively easy to implement. This circuit is included in the FPGAcores for the keyboard and the mouse. Pin assignments for the various FPGA boards are seen in Table 11.3

| Pin Name | DE1 | DE2 | UP3 | UP2, UP1 | Pin Type | Function of Pin |
|----------|-----|-----|-----|-------------|-------------|-----------------|
| PS2_CLK | H15 | D26 | 12 | 30 | Bidir. | PS2 Connector |
| PS2 DATA | J14 | C24 | 13 | 31 | Bidir. | PS2 Connector |

Table 11.3 The PS/2 Keyboard or Mouse Pin Assignments

As seen in Figure 11.2, the computer system or FPGA chip in this case sends commands to the PS/2 keyboard as follows:

- 1. System drives the clock line Low for approximately 60us to inhibit any new keyboard data transmissions. The clock line is bi-directional.
- 2. System drives the data line Low and then releases the clock line to signal that it has data for the keyboard.
- 3. The keyboard will generate clock signals in order to clock out the remaining serial bits in the command.
- 4. The system will send its 8-bit command followed by a parity bit and a stop bit.
- 5. After the stop bit is driven High, the data line is released.

Upon completion of each command byte, the keyboard will send an acknowledge (ACK) signal, FA, if it received the data successfully. If the system does not release the data line, the keyboard will continue to generate the clock, and upon completion, it will send a 're-send command' signal, FE or FC, to the system. A parity error or missing stop bit will also generate a re-send command signal.




Figure 11.2 System Transmission of a Command to PS/2 Device.

11.5 Scan Code Set 2 for the PS/2 Keyboard

PS/2 keyboards are available in several languages with different characters printed on the keys. A two-step process is required to find the scan code. A key number is used to lookup the scan code. Key numbers needed for the scan code table are shown in Figure 11.3 for the English language keyboard layout.



Figure 11.3 Key Numbers for Scan Code.

Each key sends out a make code when hit and a break code when released. When several keys are hit at the same time, several make codes will be sent before a break code

The keyboard powers up using this scan code as the default. Commands must be sent to the keyboard to use other scan code sets. The PC sends out an initialization command that forces the keyboard to use the other scan code.

The interface is much simpler if the default scan code is used. If the default scan code is used, no commands will need to be sent to the keyboard. The keys in Table 11.4 for the default scan code are typematic (i.e. they automatically repeat the make code if held down).

Table 11.4 Scan Codes for PS/2 Keyboard.

| Key# | Make Code | Break Code | Key# | Make Code | Break Code | Key# | Make Code | Break Code |
|------|--------------|---------------|------|--------------|---------------|------|--------------|---------------|
| 1 | 0E | F0 0E | 31 | 1C | F0 1C | 90 | 77 | F0 77 |
| 2 | 16 | F0 16 | 32 | 1B | F0 1B | 91 | 6C | F0 6C |
| 3 | 1E | F0 1E | 33 | 23 | F0 23 | 92 | 6B | F0 6B |
| 4 | 26 | F0 26 | 34 | 2B | F0 2B | 93 | 69 | F0 69 |
| 5 | 25 | F0 25 | 35 | 34 | F0 34 | 96 | 75 | F0 75 |
| 6 | 2E | F0 2E | 36 | 33 | F0 33 | 97 | 73 | F0 73 |
| 7 | 36 | F0 36 | 37 | 3B | F0 3B | 98 | 72 | F0 72 |
| 8 | 3D | F0 3D | 38 | 42 | F0 42 | 99 | 70 | F0 70 |
| 9 | 3E | F0 3E | 39 | 4B | F0 4B | 100 | 7C | F0 7C |
| 10 | 46 | F0 46 | 40 | 4C | F0 4C | 101 | 7D | F0 7D |
| 11 | 45 | F0 45 | 41 | 52 | F0 52 | 102 | 74 | F0 74 |
| 12 | 4E | F0 4E | 43 | 5A | F0 5A | 103 | 7A | F0 7A |
| 13 | 55 | F0 55 | 44 | 12 | F0 12 | 104 | 71 | F0 71 |
| 15 | 66 | F0 66 | 46 | 1A | F0 1A | 105 | 7B | F0 7B |
| 16 | 0D | F0 0D | 47 | 22 | F0 22 | 106 | 79 | F0 79 |
| 17 | 15 | F0 15 | 48 | 21 | F0 21 | 110 | 76 | F0 76 |
| 18 | 1D | F0 1D | 49 | 2A | F0 2A | 112 | 05 | F0 05 |
| 19 | 24 | F0 24 | 50 | 32 | F0 32 | 113 | 06 | F0 06 |
| 20 | 2D | F0 2P | 51 | 31 | F0 31 | 114 | 04 | F0 04 |
| 21 | 2C | F0 2C | 52 | 3A | F0 3A | 115 | 0с | F0 0C |
| 22 | 35 | F0 35 | 53 | 41 | F0 41 | 116 | 03 | F0 03 |
| 23 | 3C | F0 3C | 54 | 49 | F0 49 | 117 | 0B | F0 0B |
| 24 | 43 | F0 43 | 55 | 4A | F0 4A | 118 | 83 | F0 83 |
| 25 | 44 | F0 44 | 57 | 59 | F0 59 | 119 | 0A | F0 0A |
| 26 | 4D | F0 4D | 58 | 14 | F0 14 | 120 | 01 | F0 01 |
| 27 | 54 | F0 54 | 60 | 11 | F0 11 | 121 | 09 | F0 09 |
| 28 | 5B | F0 5B | 61 | 29 | F0 29 | 122 | 78 | F0 78 |
| 29 | 5D | F0 5D | 62 | E0 11 | E0 F0 11 | 123 | 07 | F0 07 |

The remaining key codes are a function of the shift, control, alt, or num-lock keys.

| Key | Key No Shift or Num Lock | | Shi | ft* | Num Lock On | | |
|-----|-----------------------------|----------|----------------------|----------------|-------------|-------------------|--|
| # | Make | Break | Make | Make Break | | Break | |
| 76 | E0 70 | E0 F0 70 | E0 F0 12 E0 70 | E0 F0 70 E0 12 | E0 12 E0 70 | E0 F0 70 E0 F0 12 | |
| 76 | E0 71 | E0 F0 71 | E0 F0 12 E0 71 | E0 F0 71 E0 12 | E0 12 E0 71 | E0 F0 71 E0 T0 12 | |
| 79 | E0 6B | E0 F0 6B | E0 F0 12 E0 6B | E0 F0 6B E0 12 | E0 12 E0 6B | E0 F0 6B E0 F0 12 | |
| 80 | E0 6C | E0 F0 6C | E0 F0 12 E0 6C | E0 F0 6C E0 12 | E0 12 E0 6C | E0 F0 6C E0 F0 12 | |
| 81 | E0 69 | E0 F0 69 | E0 F0 12 E0 69 | E0 F0 69 E0 12 | E0 12 E0 69 | E0 F0 69 E0 F0 12 | |
| 83 | E0 75 | E0 F0 75 | E0 F0 12 E0 75 | E0 F0 75 E0 12 | E0 12 E0 75 | E0 F0 75 E0 F0 12 | |
| 84 | E0 72 | E0 F0 72 | E0 F0 12 E0 72 | E0 F0 72 E0 12 | E0 12 E0 72 | E0 F0 72 E0 F0 12 | |
| 85 | E0 7D | E0 F0 7D | E0 F0 12 E0 7D | E0 F0 7D E0 12 | E0 12 E0 7D | E0 F0 7D E0 F0 12 | |
| 86 | E0 7A | E0 F0 7A | E0 F0 12 E0 7A | E0 F0 7A E0 12 | E0 12 E0 7A | E0 F0 7A E0 F0 12 | |
| 89 | E0 74 | E0 F0 74 | E0 F0 12 E0 74 | E0 F0 74 E0 12 | E0 12 E0 74 | E0 F0 74 E0 F0 12 | |
| | II . | | ld down, the 12 - FC | | | | |

Table 11.4 (Continued) - Scan Codes for PS/2 Keyboard.

^{*} When the left Shift Key is held down, the 12 - FO 12 shift make and break is sent with the other scan codes. When the right Shift Key is held down, 59 – FO 59 is sent.

| Key | Scan Co | ode | Shift Cas | e * |
|-----|---------|-----------------|-----------|-------------|
| # | Make | Make Break Make | | Break |
| 95 | E0 4A | E0 4A E0 F0 4A | | E0 12 F0 4A |

^{*} When the left Shift Key is held down, the 12 - FO 12 shift make and break is sent with the other scan codes. When the right Shift Key is held down, 59 - FO 59 is sent. When both Shift Keys are down, both sets of codes are sent with the other scan codes.

| Key | Scan Code | | Control Cas | e, Shift Case | Alt Case | | |
|-----|-------------|-------------------|-------------|---------------|----------|-------|--|
| # | Make | Break | Make Break | | Make | Break | |
| 124 | E0 12 E0 7C | E0 F0 7C E0 F0 I2 | E0 7C | E0 F0 7C | 84 | F0 84 | |

| Key # | Make Code | Control Key Pressed |
|-----------------|-------------------------|---------------------|
| 126 * | El 14 77 El F0 14 F0 77 | E0 7E E0 F0 7E |
| * This key does | not repeat | |

11.6 The Keyboard FPGAcore

The following VHDL code for the keyboard FPGAcore shown in Figure 11.4 reads the scan code bytes from the keyboard. In this example code, no command is ever sent to the keyboard, so clock and data are always used as inputs and the keyboard power-on defaults are used.

To send commands, a more complex bi-directional tri-state clock and data interface is required. The details of such an interface are explained in later sections on the PS/2 mouse. The keyboard powers up and sends the self-test code AA and 00 to the FPGA chip before it is downloaded.




Figure 11.4 Keyboard FPGAcore

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY keyboard IS
   PORT( keyboard clk, keyboard data, clock 48MHz,
           reset, read : IN
                                  STD LOGIC;
                          : OUT STD LOGIC VECTOR( 7 DOWNTO 0 );
           scan code
                          : OUT STD_LOGIC);
           scan ready
END keyboard;
ARCHITECTURE a OF keyboard IS
   SIGNAL INCNT
                                         : STD LOGIC VECTOR( 3 DOWNTO 0 );
                                         : STD_LOGIC_VECTOR( 8 DOWNTO 0 );
   SIGNAL SHIFTIN
   SIGNAL READ CHAR, clock enable
                                         : STD LOGIC;
                                         : STD LOGIC;
   SIGNAL INFLAG, ready set
   SIGNAL keyboard clk filtered
                                         : STD LOGIC;
   SIGNAL filter
                                         : STD_LOGIC_VECTOR( 7 DOWNTO 0 );
BEGIN
   PROCESS ( read, ready_set )
   BEGIN
       IF read = '1' THEN
         scan ready <= '0';
       ELSIF ready set'EVENT AND ready set = '1' THEN
         scan ready <= '1';
       END IF:
   END PROCESS:
                    --This process filters the raw clock signal coming from the
                    -- keyboard using a shift register and two AND gates
Clock filter:
   PROCESS
       BEGIN
       WAIT UNTIL clock 48MHz'EVENT AND clock 48MHz = '1';
       clock enable <= NOT clock enable;
       IF clock enable = '1' THEN
             filter ( 6 DOWNTO 0 ) <= filter( 7 DOWNTO 1 );
```

```
filter(7) <= keyboard clk;
              IF filter = "11111111" THEN
              keyboard clk filtered <= '1';
              ELSIF filter = "00000000" THEN
              keyboard clk filtered <= '0';
              END IF;
        END IF:
   END PROCESS Clock filter:
              --This process reads in serial scan code data coming from the keyboard
   PROCESS
   BEGIN
     WAIT UNTIL (KEYBOARD CLK filtered'EVENT AND KEYBOARD CLK filtered = '1');
     IF RESET = '0' THEN
         INCNT <= "0000";
         READ CHAR <= '0';
     ELSE
         IF KEYBOARD DATA = '0' AND READ CHAR = '0' THEN
            READ CHAR <= '1';
            ready set <= '0';
         ELSE
                       -- Shift in next 8 data bits to assemble a scan code
            IF READ CHAR = '1' THEN
                IF INCNT < "1001" THEN
                   INCNT <= INCNT + 1;
                   SHIFTIN( 7 DOWNTO 0 ) <= SHIFTIN( 8 DOWNTO 1 ):
                                  <= KEYBOARD DATA;
                   SHIFTIN(8)
                   ready set <= '0';
                       -- End of scan code character, so set flags and exit loop
                ELSE
                    scan code <= SHIFTIN( 7 DOWNTO 0 );
                    READ CHAR <='0';
                    ready set <= '1';
                    INCNT <= "0000":
                END IF:
            END IF:
         END IF;
   END IF:
END PROCESS:
END a:
```

The keyboard clock is filtered in the Clock_filter process using an 8-bit shift register and an AND gate to eliminate any reflected pulses, noise, or timing hazards that can be found on some keyboards. The clock signal in this process is the 48 MHz system clock divided by two to produce a 24 MHz clock rate using the clock enable signal. On DE1 and DE2 boards, a 50Mhz clock input is used. The output signal, keyboard_clk_filtered, will only change if the input signal, keyboard_clk, has been High or Low for eight successive 24 MHz clocks or 320ns. This filters out noise and reflected pulses on the keyboard cable that could cause an extra or false clock signal on the fast FPGA chip. This problem has been observed to occur on some PS/2 keyboards and mice and is fixed by the filter routine.

The RECV_KBD process waits for a start bit, converts the next eight serial data bits to parallel, stores the input character in the signal, charin, and sets a flag, scan_ready, to indicate a new character was read. The scan_ready or input ready flag is a handshake signal needed to ensure that a new scan code is read in and processed only once. Scan_ready is set whenever a new scan code is received. The input signal, read, resets the scan ready handshake signal.

The process using this code to read the key scan code would need to wait until the input ready flag, scan_ready, goes High. This process should then read in the new scan code value, scan_code. Last, read should be forced High and Low to clear the scan_ready handshake signal.

Since the set and reset conditions for scan_ready come from different processes each with different clocks, it is necessary to write a third process to generate the scan_ready handshake signal using the set and reset conditions from the other two processes. Hitting a common key will send a 1-byte make code and a 2-byte break code. This will produce at least three different scan_code values each time a key is hit and released.

A shift register is used with the filtered clock signals to perform the serial to parallel conversion. No command is ever sent the keyboard and it powers up using scan code set 2. Since commands are not sent to the keyboard, in this example clock and data lines are not bi-directional. The parity bit is not checked.

11.7 A Design Example Using the Keyboard FPGAcore

Here is a simple design using the Keyboard and LCD_Display FPGAcores. The last six bytes of scan codes will appear in the LCD display (or on some FPGA boards in the seven segment LEDs). The block code_FIFO saves the last six scan codes for the LCD display and is not used on the FPGA boards with a two digit hex LED display.




Figure 11.5 Example design using the Keyboard FPGAcore.

11.8 Interfacing to the PS/2 Mouse

Just like the PS/2 keyboard, the PS/2 mouse uses the PS/2 synchronous bidirectional serial communication protocol described in section 11.4 and shown in Figures 11.1 and 11.2. Internally, the mouse contains a ball that rolls two slotted wheels. The wheels are connected to two optical encoders. The two encoders sense x and y motion by counting pulses when the wheels move. It also contains two or three pushbuttons that can be read by the system and a single-chip microcontroller. The microcontroller in the mouse sends data packets to the computer reporting movement and button status.

It is necessary for the computer or in this case the FPGA chip to send the mouse an initialization command to have it start sending mouse data packets. This makes interfacing to the mouse more difficult than interfacing to the keyboard. As seen in Table 11.5, the command value needed for initialization after power up is F4, enable streaming mode.

Table 11.5 PS/2 Mouse Commands.

| Commands Sent to Mouse | Hex Value |
|---|-----------|
| Reset Mouse | FF |
| Mouse returns AA, 00 after self-test | |
| Resend Message | FE |
| Set to Default Values | F6 |
| Enable Streaming Mode | F4 |
| Mouse starts sending data packets at default rate | |
| Disable Streaming Mode | F5 |
| Set sampling rate | F3, XX |
| XX is number of packets per second | |
| Read Device Type | F2 |
| Set Remote Mode | EE |
| Set Wrap Mode | EC |
| Mouse returns data sent by system | |
| Read Remote Data | EB |
| Mouse sends 1 data packet | |
| Set Stream Mode | EA |
| Status Request | E9 |
| Mouse returns 3-bytes with current settings | |
| Set Resolution | E8, XX |
| XX is 0, 1, 2, 3 | |
| Set Scaling 2 to 1 | E7 |
| Reset Scaling | E6 |

| Messages Sent by Mouse | Hex Value |
|---------------------------------------|-----------|
| Resend Message | FE |
| Two bad messages in a row | FC |
| Mouse Acknowledge Command | FA |
| Sent by Mouse after each command byte | |
| Mouse passed self test | ΛΛ |

Table 11.6 PS/2 Mouse Messages.

After streaming mode is enabled, the mouse sends data to the system in three byte data packets that contain motion and pushbutton status. The format of a three-byte mouse data packet is seen in Table 11.7.


Table 11.7 PS/2 Mouse Data Packet Format.

| | MSB | | | | | | | LSB |
|--------|-----|----|----|----|----|----|----|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Byte 1 | Yo | Xo | Ys | Xs | 1 | M | R | L |
| Byte 2 | X7 | X6 | X5 | X4 | Х3 | X2 | X1 | X0 |
| Byte 3 | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 |
| | | | | | | | | • |

```
L = Left Key Status bit
                         (For buttons 1 = Pressed and 0 = Released)
M = Middle Key Status bit (This bit is reserved in the standard PS/2 mouse protocol, but
                          some three button mice use the bit for middle button status.)
R = Right Key Status bit
X7 - X0 = Moving distance of X in two's complement
                          ( Moving Left = Negative; Moving Right = Positive )
Y7 – Y0 = Moving distance of Y in two's complement
                          ( Moving Up = Positive; Moving Down = Negative )
Xo= X Data Overflow bit
                         (1 = Overflow)
Yo = Y Data Overflow bit (1 = Overflow)
Xs = X Data sign bit
                         (1 = Negative)
Ys = Y Data sign bit
                         (1 = Negative)
```

11.9 The Mouse FPGAcore

The FPGAcore function Mouse is designed to provide a simple interface to the mouse. This function initializes the mouse and then monitors the mouse data transmissions. It outputs a mouse cursor address and button status. The internal operation of the Mouse FPGAcore is rather complex and the fundamentals are described in the section that follows. Like the other FPGAcore functions, it is written in VHDL and complete source code is provided.



To interface to the mouse, a clock filter, serial-to-parallel conversion and parallel-to-serial conversion with two shift registers is required along with a state machine to control the various modes. See the earlier PS/2 keyboard section for an example of a clock filter design.

11.10 Mouse Initialization

Two lines are used to interface to the mouse, PS/2 clock and data. The lines must be tri-state bi-directional, since at times they are driven by the mouse and at other times by the FPGA chip. All clock, data, and handshake signals share two tri-state, bi-directional lines, clock and data. These two lines must be declared bi-directional when pin assignments are made and they must have tri-state outputs in the interface. The mouse actually has open collector outputs that can be simulated by using a tri-state output. The mouse always drives the clock signal for any serial data exchanges. The FPGA chip can inhibit mouse transmissions by pulling the clock line Low at any time.

The FPGA chip drives the data line when sending commands to the mouse. When the mouse sends data to the FPGA chip it drives the data line. The tristate bi-directional handshaking is described in more detail in the IBM PS/2 Technical Reference manual. A simpler version with just the basics for operation with the FPGA boards is presented here. Just like the keyboard, the mouse interface is more reliable if a clock filter is used on the clock line.

At power-up, the mouse runs a self-test and sends out the codes AA and 00. The clock and data FPGA chip outputs are tri-stated before downloading the board, so they float High. High turns out to be ready to send for mouse data, so AA

and 00 are sent out prior to downloading and need not be considered in the interface. This assumes that the mouse is plugged in before applying power to the UP3 board and downloading the design.

The default power-up mode is streaming mode disabled. To get the mouse to start sending 3-byte data packets, the streaming mode must be turned on by sending the enable streaming mode command, F4, to the mouse from the FPGA chip. The clock tri-state line is driven Low by the FPGA for at least 60us to inhibit any data transmissions from the mouse. This is the only case when the FPGA chip should ever drive the clock line. The data line is then driven Low by the FPGA chip to signal that the system has a command to send the mouse.




Figure 11.6 Transmission of Mouse Initialization Command.

The clock line is driven High for four clocks at 24 MHz and then tri-stated to simulate an open collector output. This reduces the rise time and reflections on the mouse cable that might be seen by the fast FPGA chip logic as the clock line returns to the High state. As an alternative, the mouse clock input to the FPGA could be briefly disabled while the clock line returns to the High state.

Next the mouse, seeing data Low and clock High, starts clocking in the serial data from the FPGA chip. The data is followed by an odd parity bit and a High stop bit. The handshake signal of the data line starting out Low takes the place of the start bit when sending commands to the mouse.

With the FPGA chip clock and data drivers both tri-stated, the mouse then responds to this message by sending an acknowledge message code, FA, back to the FPGA chip. Data from the mouse includes a Low start bit, eight data bits, an odd parity bit, and a High stop bit. The mouse, as always, drives the clock line for the serial data transmission. The mouse is now initialized.

11.11 Mouse Data Packet Processing

As long as the FPGA chip clock and data drivers remain tri-stated, the mouse then starts sending 3-byte data packets at the power-up default sampling rate of 100 per second. Bytes 2 and 3 of the data packet contain X and Y motion values as was seen in Table 11.6. These values can be positive or negative, and they are in two's complement format.

For a video mouse cursor such as is seen in the PC, the motion value will need to be added to the current value every time a new data packet is received. Assuming 640 by 480 pixel resolution, two 10-bit registers containing the current cursor row and column addresses are needed. These registers are updated every packet by adding the sign extended 8-bit X and Y motion values found in bytes 2 and 3 of the data packet. The cursor normally would be initialized to the center of the video screen at power-up.

11.12 An Example Design Using the Mouse FPGAcore

In this example design, the mouse drives the LCD display on the DE2 or UP3 boards. The mouse cursor powers up to the center position of the 640 by 480 video screen. Note that the PS/2 mouse clock and data pins must be bidirectional. The block Mouse_LCD_interface rearranges the mouse core output signals for use by the LCD_Display core function. On FPGA boards without an LCD module, the seven segment LED displays are used instead.




Figure 11.7 Example design using the Mouse FPGAcore.

11.13 For Additional Information

The IBM PS/2 Hardware Interface Technical Reference Manual, IBM Corporation, 1988 contains the original PS/2 information on the keyboard and mouse in the Keyboard and Auxiliary Device Controller Chapter. Scan codes for the alternate scan code set normally used by the PC can be found on the web and in many PC reference manuals.

11.14 Laboratory Exercises

- Write a VHDL module to read a keyboard scan code and display the entire scan code string in hexadecimal on the VGA display using the VGA_SYNC and CHAR_ROM FPGAcores. It will require the use of the read and scan ready handshake lines and a small RAM to hold the scan code bytes.
- 2. After reading the section on the PS/2 mouse, design an interface that can also send commands to the keyboard. Demonstrate that the design works correctly by changing the status of the keyboard LEDs after reading the new settings from switches.
- 3. Develop a keyboard module that uses the alternate scan code set used by the PC.
- 4. Write the keyboard module in another HDL such as Verilog.
- 5. Use the keyboard as a new input device for a video game, the μP1 computer, or another application.
- Generate a video display that has a moving cursor controlled by the mouse using the Mouse and VGA_Sync FPGAcores. Use the mouse buttons to change the color of the cursor.
- 7. Use the mouse as input to a video etch-a-sketch. Use a monochrome 128 by 128 1-bit pixel RAM with the VGA_Sync core in your video design. Display a cursor. To draw a line, the left mouse button should be held down.
- 8. Use the mouse as an input device in another design with video output or a simple video game such as pong, breakout, or Tetris.
- 9. Write a mouse driver in Verilog. Use the mouse information provided in sections 11.2 and 11.3.