

Instruction Level Pipelining

- In instruction processing, each instruction goes through
 - F->D->EA->OP->EX->S cycle
- The instruction cycle is divided into stages
 - One stage could contain more than one phase of the instruction cycle or
 - one phase can be divided into two stages
- If an instruction is in a particular stage of the cycle, the rest of the stages are *idle*
 - We exploit this idleness to allow instructions to be executed in parallel
 - Such parallel execution is called instruction-level pipelining

HT 595

Theoretical Speedup due to Pipelining

- ■The theoretical speedup offered by a pipeline can be determined as follows:
 - Let *k* be total number of stages and t₀ be the time per stage
 - Let *n* be the total number of tasks
 - The first task (instruction) requires $k \times t_p$ time to complete in a k-stage pipeline.
 - The remaining (*n* 1) tasks emerge from the pipeline one per cycle
 - \triangleright So the total time to complete the remaining tasks is $(n-1)t_n$
 - Thus, to complete *n* tasks using a *k*-stage pipeline requires:

$$(k \times t_n) + (n-1)t_n = (k+n-1)t_n$$

CIT 595

Instruction Level Pipelining: Big Picture

- Each stage of the Instruction Processing Cycle takes 1 clock cycle
 - \rightarrow 1 clock cycle = x time units per stage
- For each stage, one phase of instruction is carried out, and the stages are overlapped

Sycie i	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle
S1	S2	S3	S4	S5	S6	
nstruc	tion 1					
	S1	S2	S3	S4	S5	S6
	Instruct	ion 2				

S1. Fetch instruction

S4. Fetch operands

S2. Decode opcode

S5. Execute

S3. Evaluate Address

S6. Store result

CIT 595

5

6

Theoretical Speedup due to Pipelining

If we take the time required to complete n tasks without a pipeline and divide it by the time it takes to complete n tasks using a pipeline, we find:


Speedup
$$S = \frac{nt_n}{(k+n-1)t_p} \rightarrow t_n = k \times t_p$$

If we take the limit as n approaches infinity, (k + n - 1) approaches n, which results in a theoretical speedup of:

Speedup
$$S = \frac{kt_p}{t_p} = k$$

CIT 595

7



How Pipelining actually Implemented?


- Since we are overlapping stages
- All the control information plus data must be remembered per instruction and must be carried through each stage
- This is achieved by placing a n-bit register that can hold the control/data information in between each stage

CIT 595 10

LC3 Pipelined Implementation

- Evaluate Address and Execute are combined as they both use ALU
- Operand Fetch is separated into Register Fetch and Memory Access
- Store consists of only register writes
- Memory Write is part of Memory Access
- Thus we have a total of 6 stages

CIT 595 11




Impact on Clock Cycle due to Pipelining

- The *clock* is sequencing the stages (instructions move in lock step fashion)
- Make sure that all work done in one stage gets done on time before it moves to next stage
- Hence, the clock cycle time should be as long as time it takes through the longest pipe stage
 - This also includes the time for capturing data into registers in between stages

Clock cycle time = $\max(t_1, t_2, t_3, t_4, t_5, t_6)$

CIT 595 13




Impact on Clock cycle time due to Pipelining

Recall


- If we lower the time per cycle, this will lower the program execution time and hence improve performance
- This implies that we if we shorten the time per pipeline stages, we will lower clock cycle time
 - > This can be achieved by adding more pipe stages of shorter duration

CIT 595 15



Cycles Per Instruction (CPI) with Pipelining

- In pipelining, one instruction is in each stage
- Since one instruction will be fetched (or finish) each cycle, the average CPI will equal 1 (obviously we are ignoring the very first instruction cold start)



■ However, CPI = 1 is barely achieved

CIT 595

Why CPI is not always 1?

- We assume that the pipeline can be kept filled at all times
- However, this is not always the case
- ■The situations that cause pipeline not to filled at all times arises due to what is known as *Pipeline Hazards*

CIT 595 18