



Top level Block Diagram




Receiver side




All modules have a reset
and clock signal

Receiver Interface



Transmitter side



Transmitter interface

