

HIGH-PERFORMANCE, LOW-CURRENT SIGFOX™ GATEWAY AND GPS RECEIVER WITH INTEGRATED ANTENNAS

Features

SIGFOX™ certified Gateway and RF transceiver with antenna

- Frequency range = ISM 868 MHz
- Receive sensitivity =-126 dBm
- Modulation
 - (G)FSK, 4(G)FSK, GMSK
 - OOK
- Max power radiated from integrated antenna
 - +14 dBm
- Low active radio power consumption
 - 20µA RX (windowed mode)
 - 95 mA TX @ +14 dBm

Multi-GNSS GPS Receiver with active antenna

- Multi-GNSS support
 - GPS/GLONASS
 - SBAS augmentation services
- Ultra-low power consumption
 - 29 mA Acquisition
 - 12 μA Backup
- High Sensitivity
 - 56-channel engine
 - -162 dBm Tracking
 - -148 dBm Cold start

Ultra-low power 3D Accelerometer


■ Up to ±16g full scale


Board characteristics

- Power supply = 2.3 to 3.6 V
- 2.5 μA idle state consumption
- Small form factor: 30x38x10.5mm
- Green and Red LED

Applications

- SIGFOX[™] transceiver (fully certified)
- Geolocation and Tracking
- Universal Timing and Synchronization
- People and pets geolocation
- Sensor network





Patents pending



TD1205

Disclaimer: The information in this document is provided in connection with Telecom Design products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Telecom Design products.

TELECOM DESIGN ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL TELECOM DESIGN BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF TELECOM DESIGN HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Telecom Design makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Telecom Design does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Telecom Design products are not suitable for, and shall not be used in, automotive applications. Telecom Design products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2012-2013 Telecom Design S.A. All rights reserved. Telecom Design®, logo and combinations thereof, are registered trademarks of Telecom Design S.A. SIGFOXTM is a trademark of SigFox S.A. ARM®, the ARM Powered® logo and others are the registered trademarks or trademarks of ARM Ltd. I2CTM is a trademark of Koninklijke Philips Electronics NV. Other terms and product names may be trademarks of other.





Description

Telecom Design's TD1205 devices are high performance, low current SIGFOX™ gateways, RF transceiver and GPS receiver with integrated antennas. The combination of a powerful radio transceiver, a state-of-the-art ARM Cortex M3 baseband processor and a high-efficiency GPS receiver achieves extremely high performance while maintaining ultra-low active and standby current consumption. The TD1205 device offers an outstanding RF sensitivity of −126 dBm while providing an exceptional power radiated from integrated antenna of up to +14 dBm. The TD1205 device versatility provides the gateway function from a local Narrow Band ISM network to the long-distance Ultra Narrow Band SIGFOX™ network at no additional cost. Moreover the fully integrated on-board GPS receiver combines outstanding sensitivity with ultra low power which allows you to achieve excellent accuracy and Time-To-First-Fix performance. Combining the SIGFOX™ network possibilities with accurate geolocation will give you access to a brand new world of embedded applications. The TD1205 also embeds an ultra-low power 3D accelerometer with motion and free fall detection to further extend application range. Featuring an AES encryption engine and a DMA controller, the powerful 32-bit ARM Cortex-M3 baseband processor can implement highly complex and secure protocols in an efficient environmental and very low consumption way. Eventually the integrated antennas for both SIGFOX™ and GPS make the TD1205 a turnkey solution which does not require any additional design.





Functional Block Diagram




TABLE OF CONTENTS

<u>Se</u>	ection ection	<u>Page</u>
1	Electrical Specifications	6
1.1	Indicative energy requirements	15
1.2	Definition of Test Conditions	16
2	Functional Description	17
3	Module Interface	18
3.1	Low-Power UART (Universal Asynchronous Receiver/Transmitter)	18
3.2	ADC (Analog to Digital Converter)	18
3.3	GPIO (General Purpose Input/Output)	19
3.4	RST (Reset)	
3.5	Debug	
3.6	VDD & GND	
3.7	LEDs	
3.8	Battery Supply	19
3.9	Integrated antennas and packaging	19
4	Bootloader	
5	Pin Descriptions	
6	Package Outline	
7	Radiation pattern	23



1 Electrical Specifications

Table 1. Absolute Maximum Ratings

Parameter	Value	Units
V _{DD} to GND	0 to +3.6	V
V_{Bat+} to V_{Bat-}	0 to +3.6	V
Voltage on Digital Inputs	0 to V_{DD}	V
Voltage on Analog Inputs	0 to V _{DD}	V
RX Input Power	+10	dBm
GPS Input Power	+15	dBm
Operating Ambient Temperature Range T _A	-30 to +75	°C
Storage Temperature Range T _{STG}	-40 to +125	°C
Maximum soldering Temperature	260	°C

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at or beyond these ratings in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Caution: ESD sensitive device.





Table 2. DC Power Supply Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage	V_{DD}		2.3	3.3	3.6	V
Range ²						
Power Saving Mode ²	I _{Sleep}	Sleep current using the 32 kHz crystal @ 25°C	1.5	1.8	3.5	μA
Active CPU Mode	I _{Active}	CPU performing active loop @ 14 MHz	2.55	3.0	3.45	mA
Active CPU Mode +	I _{RX}		_	13	16	mA
RX Mode Current ²			4			
Active CPU Mode +	I _{TX +14}	+14 dBm, 868 MHz, 3.3 V		95	_	mA
TX Mode Current ²	_					
GPS Acquisition	I _{ACQ}			29		mA
GPS Tracking	I _{TRA}			23	_	mA
GPS Backup	I _{BCKP}			12	_	μΑ
Green Led	I _{green}		4	320		μA
Red Led	I _{red}			700	_	μA

- All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section in "1.1. Definition of Test Conditions" on page 5.
 Guaranteed by qualification. Qualification test conditions are listed in the "Qualification Test Conditions"
- section in "1.1. Definition of Test Conditions" on page 14.



Table 3. Transmitter RF Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
TX Frequency Range ²	F _{TX}		868.0		869.7	MHz
Modulation Deviation	Δf	868.0-869.7 MHz		1.5		MHz
Range ³						
Modulation Deviation	F_RES	868.0-869.7 MHz	_	28.6	_	Hz
Resolution ³						
Frequency Error ²	F _{ERR 25}	868.0-869.7 MHz, 25°C, 3.3 V	_	±2	_	kHz
	F _{ERR_M20}	868.0-869.7 MHz, -20°C, 3.3 V		±3		kHz
	F_{ERR_55}	868.0-869.7 MHz, 55°C, 3.3 V		±3	_	kHz
Average Radiated	P_{AVCDP1}	-20°C to 55°C, 868.0 MHz to 868.6 MHz,	_	_	14	dBm
Power		3.3 V				
	P_{AVCDP2}	-20°C to 55°C, 868.6 MHz to 868.7 MHz,		_	10	dBm
		3.3 V				
	P _{AVCDP3}	-20°C to 55°C, 868.7 MHz to 869.2 MHz,		_	14	dBm
		3.3 V				
	P_{AVCDP4}	-20°C to 55°C, 869.2 MHz to 869.25 MHz,	_		10	dBm
		3.3 V				
	P_{AVCDP5}	-20°C to 55°C, 869.25 MHz to 869.3 MHz,	_	_	10	dBm
		3.3 V			10	I.D.
	P _{AVCDP6}	-20°C to 55°C, 869.3 MHz to 869.4 MHz,	_		10	dBm
		3.3 V				
	P _{AVCDP7}	-20°C to 55°C, 869.65 MHz to 869.7 MHz,	_	_	14	dBm
T : 15 2		3.3 V				ID
Transient Power ²	P_TP	868.0-869.7 MHz, 25°C, 3.3 V, 4800 bps,	_	_	3	dB
A l'accept		deviation 2500 Hz		50		ID
Adjacent Channel	P _{ACP_25}	868.0-869.7 MHz, 25°C, 3.3 V, 4800 bps,	_	-50	_	dBm
Power ²		deviation 2500 Hz		F.4		-ID
	P _{ACP_M20}	868.0-869.7 MHz, -20°C, 3.3 V, 4800 bps,		-51		dBm
		deviation 2500 Hz,		F0		alD.ma
	P _{ACP_55}	868.0-869.7 MHz, 55°C, 3.3 V, 4800 bps, deviation 2500 Hz		-50	_	dBm
Spurious Emissions ²	D	Frequencies < 30 MHz, 868.0-869.7 MHz,		-82		dBm
Spurious Emissions	P_{OB_TX1}	25°C, 3.3 V, 4800 bps, deviation 2500 Hz,	_	-02	_	иын
	D	Frequencies < 1 GHz, 868.0-869.7 MHz,		-58		dBm
	P_{OB_TX2}	25°C, 3.3 V, 4800 bps, deviation 2500 Hz,		-30	_	ubili
	D.,	Frequencies > 1 GHz, 868.0-869.7 MHz,		-37		dBm
	P_{OB_TX3}	25°C, 3.3 V, 4800 bps, deviation 2500 Hz,		-31	_	ubili
Notes:		25 0, 5.5 v, 4000 bps, deviation 2500 mz,				

- 3. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 5.
- 4. Guaranteed by qualification. Qualification test conditions are listed in the "Qualification Test Conditions" section in "1.1. Definition of Test Conditions" on page 14.
- 5. Guaranteed by component specification.

Table 4. Receiver RF Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
RX Frequency Range ²	F _{RX}		868.0		869.7	MHz
Synthesizer	F _{RES}	868.0-869.7 MHz	_	28.6	_	Hz
Frequency Resolution ³						
Blocking ^{2,4}	2M _{BLOCK}	Frequency offset ± 2 MHz, 868.0-869.7	_	-38	_	dB
		MHz, 25°C, 3.3 V				
	10M _{BLOCK}	Frequency offset ± 10 MHz, 868.0-869.7	_	-62	_	dB
	_	MHz, 25°C, 3.3 V	4			
Spurious Emissions ²	P_{OB_RX1}	From 9 kHz to 1 GHz, 868.0-869.7 MHz,		-84	_	dBm
	_	25°C, 3.3 V				
	P_{OB_RX2}	From 1 GHz to 6 GHz, 868.0-869.7 MHz,	_	-70	_	dBm
3	_	25°C, 3.3 V				
RX Sensitivity ³	P _{RX_0.5}	(BER < 0.1%)		-126	_	dBm
		(500 bps, GFSK, BT = 0.5, $\Delta f = \pm 250 \text{ Hz}$)				
	P _{RX_40}	(BER < 0.1%)	-4	-110	_	dBm
		(40 kbps, GFSK, BT = 0.5, $\Delta f = \pm 20 \text{ kHz}$)				
	P _{RX_100}	(BER < 0.1%)		-106	_	dBm
		(100 kbps, GFSK, BT = 0.5, $\Delta f = \pm 50 \text{ kHz}$)				
	P _{RX_125}	(BER < 0.1%)		-105	**	dBm
		(125 kbps, GFSK, BT = 0.5, $\Delta f = \pm 62.5$				
		kHz)				i
	P _{RX_500}	(BER < 0.1%)	_	-97	_	dBm
		(500 kbps, GFSK, BT = 0.5, $\Delta f = \pm 250$				
		kHz)		440		Ē
	P _{RX_9.6}	(BER < 0.1%)	_	-110	_	dBm
		(9.6 kbps, GFSK, BT = 0.5, $\Delta f = \pm 2.4 \text{ kHz}$)		00		Ĺ
	P _{RX_1M}	(BER < 0.1%)	_	-88	_	dBm
		(1 Mbps, GFSK, BT = 0.5, $\Delta f = \pm 1.25 \text{ kHz}$)		400		Ĺ
	P _{RX_OOK}	(BER < 0.1%, 4.8 kbps, 350 kHz BW,	_	-109	_	dBm
		OOK, PN15 data)		404		Ē
		(BER < 0.1%, 40 kbps, 350 kHz BW,	_	-104	_	dB
		OOK, PN15 data)		00		-10
		(BER < 0.1%, 120 kbps, 350 kHz BW,	_	-99	_	dBm
DCCI Decelution ³	DEC	OOK, PN15 data)		.0.5		40
RSSI Resolution ³ Notes:	RES _{RSSI}		_	±0.5	_	dB

- 1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 5.
- 2. Guaranteed by qualification. Qualification test conditions are listed in the "Qualification Test Conditions" section in "1.1. Definition of Test Conditions" on page 14.
- 3. Guaranteed by component specification.
- 4. The typical blocking values were obtained while seeking for EN 300-220 Category 2 compliance only. The typical value specified in the component datasheet are -75 dB and -84 dB at 1 and 8 MHz respectively, with desired reference signal 3 dB above sensitivity, BER = 0.1%, interferer is CW, and desired is modulated with 2.4 kbps, $\Delta F = 1.2$ kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz. The RF component manufacturer provides a reference design featuring a SAW filter which is EN 300-220 Category 1 compliant. Please contact Telecom Design for more information on EN 300-220 Category 1 compliance.



Table 5. All Digital I/O DC & AC Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Input Low Voltage ²	V_{IOIL}		_	_	$0.3V_{DD}$	V
Input High Voltage ²	V_{IOIH}		$0.7V_{DD}$			V
Output High Voltage ²	V_{IOOH}	Sourcing 6 mA, VDD = 3.0V, Standard Drive Strength	0.95V _{DD}	_	_	V
		Sourcing 20 mA, VDD = 3.0V, High Drive Strength	0.9V _{DD}	_	_	V
Output Low Voltage ²	V_{IOOL}	Sinking 6 mA, VDD=3.0V, Standard Drive Strength		_	0.05V _{DD}	V
		Sinking 20 mA, VDD=3.0V, High Drive Strength			0.1V _{DD}	V
Input Leakage Current ²	I _{IOLEAK}	High Impedance I/O connected to GND or V _{DD}		_	±25	nA
I/O Pin Pull-Up Resistor ²	R_{PU}		_	40	_	kΩ
I/O Pin Pull-Down Resistor ²	R_{PD}		_	40	_	kΩ
Internal ESD Series Resistor ²	R _{IOESD}		<u> </u>	200		Ω
Pulse Width of Pulses to be Removed by the Glitch Suppression Filter ²	t _{ювытсн}		10	_	50	ns
Output Fall Time ²	t _{IOOF}	0.5 mA Drive Strength and Load Capacitance $C_L = 12.5$ to 25 pF	20+0.1C _L	_	250	ns
		2 mA Drive Strength and Load Capacitance C _L = 350 to 600 pF	20+0.1C _L	_	250	ns
I/O Pin Hysteresis (V _{IOTHR+} - V _{IOTHR-}) Notes:	V _{IOHYST}	$V_{DD} = 2.3 \text{ to } 3.6 \text{ V}$	0.1V _{DD}	_	_	V

- 1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 14.
- 2. Guaranteed by component specification.





Table 6. ADC DC & AC Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Input Voltage	V _{ADCIN}	Single Ended	0	_	V_{REF}	V
Range ²	7.50	Differential	-V _{REF} /2	_	V _{REF} /2	V
Common Mode Input Range ²	V _{ADCCMIN}		0	_	V_{DD}	V
Input Current ²	I _{ADCIN}	2 pF Sampling Capacitors	_	<100		nA
Analog Input Common Mode Rejection Ratio ²	CMRR _{ADC}		_	65	_	dB
Average Active Current ²	I _{ADC}	10 ksps/s 12 bit, Internal 1.25 V Reference, Warmup Mode = 0		67	_	μА
		10 ksps/s 12 bit, Internal 1.25 V Reference, Warmup Mode = 1	_	63	_	μΑ
		10 ksps/s 12 bit, Internal 1.25 V Reference, Warmup Mode = 2	_	64		μА
Current Consumption of Internal Voltage Reference ²	I _{ADCREF}		_	65		μA
Input Capacitance ²	C_{ADCIN}		_	2		pF
Input ON Resistance ²	R_{ADCIN}		1	_	_	ΜΩ
Input RC Filter Resistance ²	R _{ADCFILT}			10	_	kΩ
Input RC Filter/Decoupling Capacitance ²	C _{ADCFILT}		_	250	_	fF
ADC Clock Frequency ²	f _{ADCCLK}		_	_	13	MHz
Conversion Time ²	t _{ADCCONV}	6 bit	7		_	ADC CLK Cycles
		10 bit	11		_	ADC CLK Cycles
		12 bit	13		_	ADC CLK Cycles
Acquisition Time ²	tadcacq	Programmable	1	_	256	ADC CLK Cycles
Required Acquisition Time for V _{DD} /3 Reference ²	t _{ADCACQVDD3}		2	_	_	μs

- 1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 14.
- 2. Guaranteed by component specification.



Table 7. ADC DC & AC Characteristics¹ (continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Startup Time of	t _{ADCSTART}			5	_	μs
Reference						
Generator and ADC						
Core in NORMAL Mode ²						
Startup Time of				1		μs
Reference						
Generator and ADC						
Core in						
KEEPADCWARM						
Mode ²						
Offset Voltage ²	$V_{ADCOFFSET}$	After calibration, single ended		0.3	_	mV
		After calibration, differential	_	0.3	_	mV
Thermometer Output	$TGRAD_{AD}$		_ `	-1.92		mV/°C
Gradient ²	CTH			-6.3	_	ADC
						Codes
						/ °C
Differential Non-	DNL_{ADC}			±0.7		LSB
Linearity (DNL) ²						
Integral Non-	INL_{ADC}		_	±1.2	_	LSB
Linearity (INL),						
End Point Method ²			3			
No Missing Codes ²	MC_{ADC}		11.999 ³	12		bits
Gain Error Drift ²	$GAIN_{ED}$	1.25V Reference	_	0.014	0.033^{5}	%/°C
		2.25V Reference		0.014	0.035	%/°C
		1.25V Reference	_	0.24	0.07 ⁵	LSB/°
				4	F	С
		2.25V Reference		0.24	0.62 ⁵	LSB/°
						С

- 1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 14.
- 2. Guaranteed by component specification.
- 3. On the average every ADC will have one missing code, most likely to appear around 2048 +/- n*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbor codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.
- 4. Typical numbers given by abs(Mean) / (85 25).
- 5. Max number given by (abs(Mean) + 3x stddev) / (85 25).





Table 8. DAC DC & AC Characteristics¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Output Voltage Range ²	V_{DACOUT}	V _{DD} voltage reference, Single Ended	0	_	V_{DD}	V
Output Common Mode Voltage Range ²	V _{DACCM}		0		V_{DD}	V
Active Current	I _{DAC}	500 ksps/s 12 bit	_	400	_	μA
Including		500 ksps/s 12 bit		200	_	μA
References for 2 Channels ²		100 ksps/s 12 bit NORMAL		38	_	μA
Sample Rate ²	SR _{DAC}			_	500	ksps
DAC Clock	f _{DAC}	Continuous Mode		_	1000	kHz
Frequency ²		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
Clock Cycles per	CYC _{DACCONV}		_	2	_	DAC
Conversion ²						CLK
· - 2						Cycles
Conversion Time ²	t _{DACCONV}		2	_		μs
Settling Time ²	t _{DACSETTLE}	500 40 '		5		μs
Signal to Noise Ratio (SNR) ²	SNR _{DAC}	500 ksps, 12 bit, single ended, internal 1.25V reference	_	58		dB
		500 ksps, 12 bit, single ended, internal 2.5V reference	_	59	_	dB
Signal to Noise- Pulse Distortion	SNDR _{DAC}	500 ksps, 12 bit, single ended, internal 1.25V reference	_	57	_	dB
Ratio (SNDR) ²		500 ksps, 12 bit, single ended, internal 2.5V reference		54	_	dB
Spurious-Free Dynamic	SFDR _{DAC}	500 ksps, 12 bit, single ended, internal 1.25V reference	—	62	_	dB
Range(SFDR) ²		500 ksps, 12 bit, single ended, internal 2.5V reference	_	56	_	dB
Offset Voltage ²	V _{DACOFFSET}	After calibration, single ended		2	_	mV
Differential Non- Linearity ²	DNL _{DAC}		_	±1	_	LSB
Integral Non- Linearity ²	INL _{DAC}		_	±5	_	LSB
No Missing Codes ²	MC _{DAC}		_	12	_	bits
Notes:						

- 1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section of "1.1. Definition of Test Conditions" on page 14.
- 2. Guaranteed by component specification.



Table 9. Accelerometer mechanical characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Measurement range	FS		±2	_	±16	g
Sensitivity	So		1		12	mg/digit
Sensitivity change vs temperature	TCSo	FS=±2g	_	0.01	_	%/°C
Typical zero-g level offset accuracy	TyOff	FS=±2g		±40		mg
Zero-g level change vs temperature	TCOff	Max delta from 25°C		±0.5		mg/°C
Acceleration noise density	An	FS=±2g		220		μg/sqrt(Hz)



1.1 Indicative energy requirements

The following tables show indicative energy requirements for key-point functionalities of a TD1205 module based on Telecom Design's software library. All indicated values are for $V_{DD} = 3.0V$.

Table 10. Indicative energy requirements for SIGFOX™ and LAN RF Application

Function	Conditions	Min	Тур	Max	Units
Idle state	Per hour	_	0.0025	_	mAh
LAN RF Reception	Windowed mode, per hour	_	0.02	_	mAh
LAN RF TX+ACK ¹			0.01	_	mAh
Sigfox [™] Transmission	Transmission of 12 payload bytes		0.083	_	mAh
NI - 4	I			1	

Notes:

1. Includes transmission of 17 payload bytes and reception of an ACK.

Table 11. Indicative energy requirements for GPS application

				Americano.	
Function	Conditions	Min	Тур	Max	Units
3D movement detection	Accelerometer 1Hz, per hour		0.004	_	mAh
GPS position acquisition	Cold start fix obtained in 30 seconds	_	0.225	_	mAh
GPS position acquisition and	Accelerometer 1Hz,	_	0.308	_	mAh
SIGFOX™ transmission	Cold start fix obtained in 30 seconds				
Motoci					

Notes:

1. Transmission of longitude, latitude and altitude information.

Table 12. Indicative battery life for typical user case

The following table shows indicative battery life for some typical user-cases based on the TD1205 module.

User case	Battery capacity (mAh) ¹	Lifetime
1 SIGFOX™ transmission per day ²	100	1.8 years
	250	4.4 years
	500	8 years
1 GPS position acquisition and SIGFOX™	100	270 days
transmission per day ³	250	1.8 years
	500	3.4 years
Movement detection plus 1 GPS position acquisition	100	246 days
and SIGFOX™ transmission per day ³	250	1.6 years
	500	3.1 years
GPS position acquisition every 10 minutes and	500	90 days
position transmission when long-distance	1000	180 days
movements detected ⁴	2500	1.2 years
Natas.		•

- 1. Assuming a 3V battery with 0.16% discharge per month.
- 2. With a 12-byte payload and +14dBm power.
- 2. Assuming a 30 seconds cold start fix. Transmission of longitude, latitude and altitude information.
- 3. Assuming a 5 second hot start fix and 12 long-distance movements per day. Transmission of longitude, latitude and altitude information.



TD1205

1.2 Definition of Test Conditions

1.2.1 Production Test Conditions:

- $T_A = + 25^{\circ}C$
- $V_{DD} = +3.3 \text{ VDC}$
- Production test schematics (unless noted otherwise)
- All RF input and output levels referred to the pins of the TD1205 module

1.2.2 Qualification Test Conditions:

- \blacksquare T_A = -30 to +75°C (Typical T_A = 25°C)
- V_{DD} = +2.3 to 3.6 VDC (Typical V_{DD} = 3.3 VDC)
- Using TX/RX Split Antenna reference design or production test schematic
- All RF input and output levels referred to the pins of the TD1205 module





2 Functional Description

The TD1205 devices are high-performance, low-current, wireless SIGFOX[™] gateways, RF transceiver, GPS receiver and accelerometer with integrated antennas. The wide operating voltage range of 2.3–3.6 V and low current consumption make the TD1205 an ideal solution for geolocation battery-powered applications.

The TD1205 operates as a time division duplexing (TDD) transceiver where the device alternately transmits and receives data packets. The device uses a single-conversion mixer to downconvert the 2-level FSK/GFSK or OOK/ASK modulated receive signal to a low IF frequency. Following a programmable gain amplifier (PGA) the signal is converted to the digital domain by a high performance $\Delta\Sigma$ ADC allowing filtering, demodulation, slicing, and packet handling to be performed in the built-in DSP increasing the receiver's performance and flexibility versus analog based architectures. The demodulated signal is output to the baseband CPU by reading the 64-byte RX FIFO.


A single high precision local oscillator (LO) is used for both transmit and receive modes since the transmitter and receiver do not operate at the same time. The LO is generated by an integrated VCO and $\Delta\Sigma$ Fractional-N PLL synthesizer. The synthesizer is designed to support configurable data rates from 0.123 kbps to 1 Mbps. The TD1205 operates in the frequency bands of 868.0–869.7 MHz with a maximum frequency accuracy step size of 28.6 Hz. The transmit FSK data is modulated directly into the $\Delta\Sigma$ data stream and can be shaped by a Gaussian low-pass filter to reduce unwanted spectral content.

The PA incorporates automatic ramp-up and ramp-down control to reduce unwanted spectral spreading. A highly configurable packet handler allows for autonomous encoding/decoding of nearly any packet structure.

As both the local Narrow Band ISM network and the long-distance Ultra Narrow Band SIGFOX[™] network can be addressed seamlessly, the TD1205 device provides a natural gateway function at no additional cost. Thus, the same TD1205 module can be used both for local RF communication with peer modules, and also connect to the wide-area SIGFOX[™] RF network.

Featuring an AES encryption engine and a DMA controller, the powerful 32-bit ARM Cortex-M3 baseband processor can implement highly complex and secure protocols in an efficient environmental and very low consumption way. This unique combination of a powerful 32-bit ARM Cortex-M3 CPU including innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of intelligent peripherals allows any application to connect to the SIGFOXTM network.

The application shown in Figure 1 shows the minimum interconnection required to operate the TD1205 module. Basically only a battery supply has to be connected between pin 1 and pin 2. Pins 3 to 9 can be used to flash new software into the TD1205 module and pins 6 to 9 give access to several peripherals such as UART, ADC, Low-Energy Timer or GPIO.





3 Module Interface

3.1 Low-Power UART (Universal Asynchronous Receiver/Transmitter)

The TD1205 communicates with the host MCU over a standard asynchronous serial interface consisting of only 2 pins: TX and RX. The TX pin is used to send data from the TD1205 module to the host MCU, and the RX pin is used to receive data into the TD1205 module coming from the host MCU.

This interface allows two-way UART communication to be performed in low energy modes, using only a few µA during active communication and only 150 nA when waiting for incoming data.

This serial interface is designed to operate using the following serial protocol parameters:

- LVTTL electrical level
- 9600 bps
- 8 data bits
- 1 stop bit
- No parity
- No hardware/software flow control

This interface operates using LVTTL signal levels to satisfy the common interface to a low power host MCU. If an EIA RS232-compliant interface voltage level is required, an RS232 level translator circuit must be used. It is also possible to use a common USB/UART interface chip to connect to an USB bus.

Over this serial interface, the TD1205 device provides a standard Hayes "AT" command set used to control the module using ASCII readable commands and get answers, as well as to send or receive data.

The list of available commands with their corresponding arguments and return values, a description of their operation and some examples are detailed into the "TD1205 Reference Manual".

3.2 ADC (Analog to Digital Converter)

The TD1205 provides an interface to an integrated low-power SAR (Successive Approximation Register) ADC, capable of a resolution of up to 12 bits at up to 1 Msps or 6 bits at up to 1.86 Msps. The TX or RX pin can be used as an external interface to the ADC.

The ADC also provides an internal temperature, VDD, and GND input channel that may be used to get a digital representation of analog temperature or voltage values. It is also possible to loopback the analog output of the integrated DAC (see section **Erreur! Source du renvoi introuvable.**").

The internal ADC provides an optional input filter consisting of an internal low-pass RC filter or simple internal decoupling capacitor. The resistance and capacitance values are given in the electrical characteristics for the device, named R_{ADCFILT} and C_{ADCFILT} respectively.

The reference voltage used by the ADC can be selected from several sources, including a 1.25 V internal bandgap, a 2.5 V internal bandgap, V_{DD} , a 5 V internal differential bandgap or unbuffered $2V_{DD}$.

Additionally, to achieve higher accuracy, hardware oversampling can be enabled. With oversampling, each selected input is sampled a number of times, and the results are filtered by a first order accumulate and dump filter to form the end result. Using 16x oversampling minimum, it is thus possible to achieve result resolution of upt to 16 bits.

The operation of this interface is controlled by the mean of Hayes "AT" commands sent over the UART interface. To obtain a list of the available commands with their corresponding arguments and return values, a description of their operation and some examples, please refer to the "TD1205 Reference Manual".





3.3 GPIO (General Purpose Input/Output)

All the TX, RX, DB2 and DB3 pins can be configured individually as tristate (default reset state), push-pull, open-drain, with/without pull-up or pull-down resistor, and with a programmable drive strength (0.5 mA/2 mA/6 mA/20 mA).

When configured as inputs, these pins feature an optional glitch suppression filter and full (rising, falling or both edges) interrupt with wake-up from low-power mode capabilities. Of course, the pin configuration is retained even when using these low-power modes.

The operation of the GPIOs is controlled by the mean of Hayes "AT" commands sent over the UART interface. To obtain a list of the available commands with their corresponding arguments and return values, a description of their operation and some examples, please refer to the "TD1205 Reference Manual".

3.4 RST (Reset)

The TD1205 module features an active-low RST pin. This pin is held high by an internal pull-up resistor, so when not used, this pin can be left floating.

3.5 Debug

The TD1205 module devices include hardware debug support through a 2-pin serial-wire debug interface. The 2 pins DB2 and DB3 are used for this purpose. The DB2 pin is the ARM Cortex-M3's SWDIO Serial Wire data Input/Output. This pin is enabled after a reset and has a built in pull-up. The DB3 pin is the ARM Cortex-M3's SWCLK Serial Wire Clock input. This pin is enabled after reset and has a built-in pull down. When not used for debug operation, these 2 pins can be configured to perform other functions using "AT" configuration commands, please refer to the "TD1205 Reference Manual" for details.

Although the ARM Cortex-M3 supports advanced debugging features, the TD1205 devices only use two port pins for debugging or programming. The systems internal and external state can be examined with debug extensions supporting instruction or data access break- and watch points.

For more information on how to enable the debug pin outputs/inputs the reader is referred to Section 28.3.4.1 (p. 457), the ARM Cortex-M3 Technical Reference Manual and the ARM CoreSight™ Technical Reference Manual.

3.6 VDD & GND

The TD1205 provides a VDD and GND pin in addition to battery supply. These pins are only provided for programming convenience and can be left open when a battery supply is provided.

3.7 **LEDs**

A green and a red led are available on the TD1205.

3.8 Battery Supply

As a stand-alone solution, the TD1205 only required a 2.3V to 3.6V battery supply to work.

3.9 Integrated antennas and packaging

The TD1205 includes integrated antennas for both RF transmission and GPS reception. These antennas are both already matched to obtain best possible performance. Therefore care must be taken when adding a package around the module for the antennas could become improperly matched. Please make sure the distance between packaging and both RF and GPS antenna is greater than 1cm to obtain best possible performance.



TD1205

4 Bootloader

The TD1205 module contains an integrated bootloader which allows reflashing the module firmware either over the RX/TX UART connection, or over the air using the built-in RF transceiver.


The bootloader is automatically activated upon module reset. Once activated, the bootloader will monitor the UART/RF activity for a 200 ms period, and detect an incoming update condition.

If the update condition is met, the TD1205 will automatically proceed to flash the new firmware with safe retry mechanisms, or falls back to normal operation.





5 Pin Descriptions





Pin	Pin Name	I/O	Description
1	BAT -	GND	Battery (+2.3V to 3.6V) Negative Input
2	BAT +	VDD	Battery (+2.3V to 3.6V) Positive Input
3	VDD	VDD	+2.3V to +3.6 V Supply Voltage Input Not required if a battery is used.
4	GND	GND	Connect to PCB Ground Not required if a battery is used.
5	RST	I	Active Low RESET input signal This signal resets the TD1205 module to its initial state. If not used, this signal can be left floating, as it is internally pulled up by an integrated resistor.
6	TX	0	Low-Power UART Data Transmit Signal This signal provides the UART data going from the TD1205 module out to the host application processor. This signal is internally pulled up by an integrated resistor. This pin may be configured as an ADC input or as a GPIO.
7	RX		Low-Power UART Data Receive Signal This signal provides the UART data coming from the host application processor going to the TD1205 module. This signal is internally pulled up by an integrated resistor. This pin may be configured as an ADC input or as a GPIO.
8	DB2	1/0	SWDIO (SWD Data I/O) Signal This signal provides the SWD programming/debugging signal interface to the integrated TD1205 ARM® CPU. This pin may be configured as a Low-Energy Timer or as a GPIO.
9	DB3		SWDCLK (SWD Clock) Signal This signal provides the SWD clock signal to the integrated TD1205 ARM® CPU. This pin may be configured as a Low-Energy Timer or as a GPIO.



6 Package Outline

Figure 2 illustrates the package details for the TD1205.






Notes:

1. All dimensions are shown in millimeters (mm) unless otherwise noted.

7 Radiation pattern

PA set to maximum power





TD1205

DOCUMENT CHANGE LIST

Revision 0.1

■ Draft

Revision 0.2

■ Changed contact information

Revision 0.3

Added Radiation Pattern

Revision 0.4

■ Fixed TX current value











CONTACT INFORMATION

Telecom Design S.A.

Europarc — 22 Avenue Léonard de Vinci 33600 PESSAC, France

Tel: +33 5 57 35 63 70 Fax: +33 5 57 35 63 71

Please visit the Telecom Design web page:

http://www.telecomdesign.fr/



The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Telecom Design assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Telecom Design assumes no responsibility for the functioning of undescribed features or parameters. Telecom Design reserves the right to make changes without further notice. Telecom Design makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Telecom Design assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Telecom Design products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Telecom Design product could create a situation where personal injury or death may occur. Should Buyer purchase or use Telecom Design products for any such unintended or unauthorized application, Buyer shall indemnify and hold Telecom Design harmless against all claims and damages.

Telecom Design is a trademark of Telecom Design S.A. $SIGFOX^{TM}$ is a trademark of SigFox S.A.

Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holders.

