RISC-V ISA

Additional information

RISC-V ISA is divided into extensions

- Integer instructions (frozen)
- **E** Reduced number of registers
- Multiplication and Division (frozen)
- A Atomic instructions (frozen)
- F Single-Precision Floating-Point (frozen)
- Double-Precision Floating-Point (frozen)
- C Compressed Instructions (frozen)
- X Non Standard Extensions


- Kept very simple and extendable
 - Wide range of applications from IoT to HPC
- RV + word-width + extensions
 - RV32IMC: 32bit, integer, multiplication, compressed
- User specification:
 - Separated into extensions, only I is mandatory
- Privileged Specification (WIP):
 - Governs OS functionality: Exceptions, Interrupts
 - Virtual Addressing
 - Privilege Levels

Work continues on new RISC-V extensions

- Foundation members work in task-groups
- Dedicated task-groups
 - Formal specification
 - Memory Model
 - Marketing
 - External Debug Specification

Quad-precision Floating-Point **Decimal Floating Point** Bit Manipulation **Transactional Memory** Packed SIMD **Dynamically Translated** Languages **Vector Operations** User-Level Interrupts

Reduced Instruction Set: all in one page



Remainder Rema	Divide DIVide		DIV rd,rsl,rs2	DIV(W D	}	rd,rs1,rs2	
Category							
Category Name First RU32A (Atomic) +RV(64,128)							
Load Load Reserved R Z.A.W rd_rs1 LR.(D[0] rd_rs1 rd_rs2 rd_r	RFMainder Unsigned	l R	DRMII rd.rsl.rs2	pamital:	01 1	rd rel re?	
Store Stor		erome		m: KVA			1
Store Stor							1
Swap							4
Add							4
A A A A A A A A A A							4
Min/Max		R	AMOADD.W rd,rs1,rs2				4
Min/Max	Logical ATO	m	ic Extension				
Min/Max	Ato	K					
MAXimum Maxi							4
MINimum Unsigned MAXimum Max							
MAXimum Unsigned R MOMAXU.W rd,rs1,rs2 AMOMAXU.(D Q) rd,rs1,rs2							
Category Name			,,				
Move Move to Integer Mov	MAXimum Unsigned	R	AMONAXU.W rd,rs1,rs2	AMOMAXU	.{D Q}:	rd,rs1,rs2	<u>l</u>
Move Move to Integer Mov	rnree Optional ri	oatri	ng-Point Instruction Extensio	ns. KVF,	KVD,	x RVQ	
Move to Integer Part Art		Fmt	$RV32\{F D Q\}$ (HP/SP,DP,QP FI Pt)		+RV{6	4,128}	
Convert from Int Unsigned Convert to Int Convert from Int Unsigned Convert to Int Unsigned Convert t		P		FMV. {D	2}.X	rd,rs	
Convert from Int Unsigned Convert to Int Unsigned Convert to Int Unsigned P							
Convert to Int Unsigned Cornwit to Int Unsigned Cover. Wu. (R s D Q) rd, rs1	Convert Convert from Int						
Convert to Int Unsigned							
Compare Float	Convert to Int						
Arithmetic ADD SUBtract SUB-(S D Q) rd,rs1,rs2 x1 rac x2 sp Callee Stack pointer Sub-(S D Q) rd,rs1,rs2 x3 gp	Convert to Int Unsigned	P	CVT.WU.{H S D Q} rd,rs1	FCVT. (L	TNU. (H	S D O1 rd.rs	
Arithmetic ADD SUBtract SUB-(S D Q) rd,rs1,rs2 x1 rac x2 sp Callee Stack pointer Sub-(S D Q) rd,rs1,rs2 x3 gp	Load Load	1	L{W,D,Q} rd,rsl,imm			RISC-V Callii	ng Convention
Arithmetic ADD SUBtract SUB-(S D Q) rd,rs1,rs2 x1 rac x2 sp Callee Stack pointer Sub-(S D Q) rd,rs1,rs2 x3 gp		2	S{W,D,Q} rs1,rs2,imm	Register	ABI Nam		
MULLiply DIVide DIV. (s D Q) rd, rs1, rs2 rd, rs1, rs2 rs2 rs3 gp rd, rs1, rs2 rs3 gp rd, rs1, rs2 rs3 gp rd, rs1, rs2 rs3 rs4 rs4 rs5 rs4 rs5 r		F	ADD.{S D Q} rd,rs1,rs2		zero		
DIVide				x1	ra		
SQUare Root R					sp		
Mul-Add Multiply-ADD Multiply-ADD Multiply-Subtract Multiply-ADD					gp	1	
Multiply-SUBtract Negative Multiply-SuBtract Neg							
Negative Multiply-SUBtract							
Negative Multiply-ADD							
Sign Inject SiGN source Negative SiGN source Negati							
Negative SiGN source							
Xor SiGN source							
Min/Max Min/mum R		A					
MAXimum							
Compare Float = FP arguments FP arguments = FP							
Compare Float < Compare Float							
Compare Float Callege FP saved registers							
Categorization Classify Type For CLASS. (S D Q) rd, rs1 f28-31 f2							
Configuration Read Status Read Rounding Mode Read Flags Swap Status Reg Swap Rounding Mode R Swap Flags Swap Rounding Mode Imm Swap Flags Imm							
Read Rounding Mode R FREM rd Read Flags rd Swap Status Reg Swap Rounding Mode R FSEM rd,rs1 Swap Rounding Mode R FSEM rd,rs1 Swap Rounding Mode Imm I FSEMI rd,imm				f28-31	ft8-11	Caller	FP temporaries
Read Flags Swap Status Reg Swap Rounding Mode Swap Flags Swap Rounding Mode Imm Swap Flags R FSFLAGS rd,rs1 Swap Rounding Mode Imm Swap R				ı			
Swap Status Reg Swap Rounding Mode R Swap Rounding Mode Imm Swap Flace Imm				ı			
Swap Rounding Mode R FSRM rd,rs1 Swap Flags R FSFLAGS rd,rs1 Swap Rounding Mode Imm I FSRMI rd,imm		R		l			
Swap Flags R FSFLAGS rd,rs1 Swap Rounding Mode Imm I FSRMI rd,imm		~		l .			
Swap Rounding Mode Imm I FSRMI rd, imm							
Sun Sans Imm I PETIAGET ed (mm		R	FSFLAGS rd,rs1				
RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A): an	Swap Rounding Mode Imm	I	FSRMI rd,imm				
RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); an	Swap Flage Imm	7	POPIACOT vd (m)	I			
	RISC-V calling convention and	five o	optional extensions: 10 multiply-divid	e instructio	ons (RV3	2M); 11 optional	atomic instructions (RV32A); and

rd,rs1,rs2

-P-7-1-112

rd,rs1,rs2

MULtiply R MUL

MULtiply upper Half R MULH

MULtiply Half Sign Jr. R 19-18-91

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc. org.

RISC-V calling convention and five optional extensions: 10 millipty-divide instructions (RV32M); 11 optional atomic instructions (RV32A), and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D{Q}} is both LD and LQ. See risc.org. (8/21/15 revision)

Encoding of the instructions, main groups

- Reserved opcodes for standard extensions
- Rest of opcodes free for custom implementations
- Standard extensions will be frozen/not change in the future

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	$_{ m JAL}$	SYSTEM	reserved	custom-3/rv128	$\geq 80b$