RISC-V ISA

Additional information

RISC-V ISA is divided into extensions

- Integer instructions (frozen)
- **E** Reduced number of registers
- Multiplication and Division (frozen)
- A Atomic instructions (frozen)
- F Single-Precision Floating-Point (frozen)
- Double-Precision Floating-Point (frozen)
- Compressed Instructions (frozen)
- X Non Standard Extensions

- Kept very simple and extendable
 - Wide range of applications from IoT to HPC
- RV + word-width + extensions
 - RV32IMC: 32bit, integer, multiplication, compressed
- User specification:
 - Separated into extensions, only I is mandatory
- Privileged Specification (WIP):
 - Governs OS functionality: Exceptions, Interrupts
 - Virtual Addressing
 - Privilege Levels

ISTRUZ. A 16 BIT

Work continues on new RISC-V extensions

- Foundation members work in task-groups
- Dedicated task-groups
 - Formal specification
 - Memory Model
 - Marketing
 - External Debug Specification

Quad-precision Floating-Point **Decimal Floating Point** Bit Manipulation **Transactional Memory** Packed SIMD **Dynamically Translated** Languages **Vector Operations** User-Level Interrupts

Reduced Instruction Set: all in one page

MULtiply upper Half R HUTH

DIVide Unsigned R DIVU

REMainder R REM

DIVide R DIV

MINIMUM R AMONINUM

MAXImum R AHOMAX.W

Negative Multiply-SUBtract | I NHSUB. (S D 0) rd.rsl.rs2.rs

MINimum Unsigned R AMONINU.W

MULtiply Half Sign V.

Min/Max

rd.rsl.rs2

rd,rs1,rs2

rd,rs1,rs2

rd.rsl.rs

ensio

rd.rsl.rs2

rd,rs1,rs2

rd.rel.re2

rd,rs1,rs2

rd,rs1,rs2

Ol.W rd.rsl

(Q) rd,rs1

rd,rsl,rs2

rd,rsl,rs2

rd,rs1,rs2

DIVER DE

w1

3002

100

36.4

x5-7

06 H

10(9)

x10-11

rd,rel,re2

rd,rs1,rs2

rd.rsl.rs2

rd,rsl,rs2

RISC-V Calling Convention

Description

Return address

Thread pointer

Saved register/frame pointer

Function arguments/return values

Temporaries

Saved register

Function arguments

Stack pointer Global pointer

Saver

Caller

Callee

Callee

Caller

Caller

AMOMIN.(D|Q) rd,rs1,rs2

AMONINU. (D(Q) rd, rs1, rs2

AMONAX.(D|Q) rd,rs1,rs2

Ea.

SD


gp)

Tip

s0/£p

a0-1

JAVATOT:



Negative SiGN source		FSGNJN. (S D Q) rd,r	sl,rs2	x10-27	s2-11	Callee	Saved registers
Xor SiGN source			rs1,rs2	x28-31	1:3-06		Temporaries
Min/Max MiNimum	R.	PMIN.(S D Q) rd,r	sl,rs2	60-7	2t0-7	Caller	FP temporaries
MAXimum	E.	D AX. (S D Q) rd, r	s1,rs2	£8=9	£x0-0.	Callee	FP saved registers
Compare Compare Float =			sl _e rs2	E10-11	£a0-1	Caller	FP arguments/return values
Compare Float <	R.			12-17	\$a2-7	Caller	FP arguments
Compare Float ≤			s1,rs2	10-27	f=2-11	Callee	FP saved registers
Categorization Classify Type		D CLASS. (S D Q) rd.r		F28-91	518-01	Caller	FP temporaries
Configuration Read Status	P	RGSR Ed					
Read Rounding Mode	R.	ZRRK zd.					
Read Flags	R	FRELAGS Fd					
Swap Status Reg	-	SCSR rd,r	81				
Swap Rounding Mode	R	FSRM rd,r	s1.				
Swap Flags	R	FSFLAGS Ed.E	al				
Swap Rounding Mode Imm	1	FSRMI rd, i	man .				
Cwan Flanz Imm	m	POPULATED OF A					
RESC-V calling convention and	fixe	ontional extensions: 10 m	ndtink-divide	instructio	ms (RV32	Mi: II ontional	atomie instructions (RV32A); a
							e latter add registers f0-f31, wh
width matches the widest precis	ton,	and a floating-point cont	rol and status i	egister f	esr. Each	larger address a	dds some instructions: 4 for RV
II for RVA, and 6 each for RVF	DA	O. Using regex notation,	means set, s	o L(D)(is both	LD and LO. See	rise.org. (8/21/15 revision)
				J- 40			

RISC-V Integer Base (RV321/641/1281), privileged, and optional compressed extension (RVC). Registers x.I-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required, Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc, org,

Encoding of the instructions, main groups

- Reserved opcodes for standard extensions
- Rest of opcodes free for custom implementations
- Standard extensions will be frozen/not change in the future

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	$_{ m JAL}$	SYSTEM	reserved	custom-3/rv128	$\geq 80b$