
Gestione Periferiche - DMA e BUS

Andrea Bartolini – a.bartolini@unibo.it


Architettura dei calcolatori T



Tri-state bus not used in on-chip interconnect.

Point-to-point wiring are preferred to achieve a lower switched-capacitance and reducing the leakage energy in logic gates where the input is floating between logic levels.

Simple syncronous bus




Read followed by a write. The write is extended by one clock cycle as the ack signal was not present on the first positive edge when hwen was asserted. Synchronous BUS => transactions happens on positive edge of clk signal


Handshake

- Initiator issues hwen/ hren signals
- 2. Target acknowledge the command with ack signal
- addr[31..0]: select address
- hwen: asserted by initiator during a write to target operation
- hren: asserted by initiator during a read from target operation
- wdata[31..0]: data from initiator during a write operation
- rdata[31..0]: data from target during a read operation
- ack: asserted by target when ready.


Bus Fabbric – Simple w. one initiator




Bus Fabbric – Simple w. multiple initiator



Crossbar






Multiplexer - demultiplexer


TDM: Time-division multiplexed

Interrupt Controllers



Three IO blocks connected to a CPU, MEM, Core level Interupt Controller (PIC)

Interrupt Controllers




Gestione periferiche

:

Direct Memory Access:

- Introduciamo un <u>controllore HW per gestire direttamente i trasferimenti</u> dati tra periferica e memoria centrale. <u>Senza coinvolgimento della CPU.</u>
- Direct Memory Access Controller (DMAC)




Direct Memory Access Controller (DMAC):

L'architettura di un DMAC prevede come minimo:

- I. <u>Un contatore</u> del numero di parole da trasferire;
- II. <u>Un puntatore</u> alla posizione della memoria in cui verrà letto/scritto il prossimo dato;
- III. <u>Un registro di comando</u> che indichi il tipo di trasferimento;
- IV. Un eventuale <u>registro di stato.</u>
- V. <u>Un registro per mascherare eventi (Mask Register)</u>


Questo fa riferimento ad un ad un <u>DMAC con un singolo canale</u> ciascuno dei quali presenta un suo registro contatore ed un suo registro di puntatore.



Direct Memory Access Controller (DMAC):

Il funzionamento di un DMAC prevede due fasi mutualmente esclusive (una esclude l'altra):


- 1) <u>Fase di programmazione:</u> Serve a trasmettere al DMAC le informazioni che definiscono la modalità di trasferimento sul canale.
 - Il controllore viene visto come una periferica dotato di un insieme di registri.
 - Si programmano i registri puntatore, contatore e di comando. Si controlla lo stato.
- 2) <u>Fase di trasferimento dei dati:</u> Si distinguono due modalità:
 - Trasferimento singolo (cycle stealing): il DMAC occupa il bus per un ciclo (pochi cicli) necessari al trasferimento di un dato da/verso la memoria.
 - Trasferimento a blocchi (burst): prevede l'occupazione del bus per tutto il tempo richiesto a trasferire il numero di parole scritto nel contatore in fase di programmazione.




Virtual Memory e periferiche

Andrea Bartolini – a.bartolini@unibo.it














































INTRODUCTION OF IOMMU: THE LOGICAL VIEW








INTRODUCTION OF IOMMU: THE LOGICAL VIEW














INTRODUCTION OF IOMMU: THE LOGICAL VIEW ADDING ABILITY TO SHARE ADDRESS SPACE IN HETEROGENEOUS SYSTEM



