

# DATA SHEET

**NEC**

MOS INTEGRATED CIRCUIT

**$\mu$ PD70116**

**V30<sup>TM</sup>**  
**16-BIT MICROPROCESSOR**

The  $\mu$ PD70116 (V30) is a CMOS 16-bit microprocessor. The  $\mu$ PD70116 has a powerful instruction set which includes bit processing and packed BCD operation and high speed multiplication/division instructions, etc. and contains an 8080 emulation function. Further, the  $\mu$ PD70116 contains a standby function which can greatly lower its power consumption. The  $\mu$ PD70116 is software compatible with the 16-/8-bit microprocessor  $\mu$ PD70108 (V20<sup>TM</sup>).

**Its functions are described in details in the manual indicated below. Please read this manual before starting design.**

- V20, V30 User's Manual Hardware: IEM-871
- 16-bit V Series User's Manual Instruction: IEU-804

**b**

## FEATURES

- Memory addressing space: 1 M bytes
- Minimum instruction execution time:
  - 400 ns (5 MHz, 5 V; 70116-5)
  - 250 ns (8 MHz, 5 V; 70116-8)
  - 200 ns (10 MHz, 5 V; 70116-10)
- High-speed multiplication/division instruction:
  - 3.8 to 11.4  $\mu$ s (5 MHz, 5 V; 70116-5)
  - 2.4 to 7.1  $\mu$ s (8 MHz, 5 V; 70116-8)
  - 1.9 to 5.7  $\mu$ s (10 MHz, 5 V; 70116-10)
- High-speed block transfer instruction:
  - 625 K words/second (5 MHz, 5 V; 70116-5)
  - 1M words/second (8 MHz, 5 V; 70116-8)
  - 1.25M words/second (10 MHz, 5 V; 70116-10)
- Following microprocessors are offered as a dedicated clock pulse generator/driver.
  - $\mu$ PD71084 : for  $\mu$ PD70116-5 and -8
  - $\mu$ PD71011 : for  $\mu$ PD70116-5 and -8
  - $\mu$ PD71011-10 : for  $\mu$ PD70116-10

The information in this document is subject to change without notice.



**★ ORDERING INFORMATION**

Part Number	Package	Max. operation freq.(MHz)
μPD70116C-5	40-pin plastic DIP (600 mil)	5
μPD70116C-8	40-pin plastic DIP (600 mil)	8
μPD70116C-10	40-pin plastic DIP (600 mil)	10
μPD70116GC-5-3B6	52-pin plastic QFP (□14 mm)	5
μPD70116GC-8-3B6	52-pin plastic QFP (□14 mm)	8
μPD70116GC-10-3B6	52-pin plastic QFP (□14 mm)	10
μPD70116L-5	44-pin plastic QFJ (□650 mil)	5
μPD70116L-8	44-pin plastic QFJ (□650 mil)	8
μPD70116L-10	44-pin plastic QFJ (□650 mil)	10

**QUALITY GRADE****Standard**


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


## PIN CONFIGURATION (Top View)



NC : No Connection

IC : Internally Connected (Connect to GND.)



$\mu$ PD70116 BLOCK DIAGRAM

## CONTENTS

<b>1. PIN FUNCTIONS .....</b>	<b>8</b>
<b>2. REGISTER CONFIGURATION .....</b>	<b>14</b>
2.1 PFP (Prefetch Pointer) .....	14
2.2 Q0 to Q5 (Prefetch Queue) .....	14
2.3 DP (Data Pointer) .....	14
2.4 TEMP (Temporary Communication Register) .....	14
2.5 Segment Register (PS, SS, DS0, DS1) .....	15
2.6 ADM (Address Modifier) .....	15
2.7 General Registers (AW, BW, CW, DW) .....	15
2.8 Pointer (SP, BP) and Index Register (IX, IY).....	16
2.9 TA/TB (Temporary Register/Shifter A/B) .....	16
2.10 TC (Temporary Register C) .....	16
2.11 ALU (Arithmetic & Logic Unit) .....	16
2.12 PSW (Program Status Word) .....	16
2.13 LC (Loop Counter) .....	17
2.14 PC (Program Counter) .....	17
2.15 EAG (Effective Address Generator) .....	17
2.16 Instruction Decoder .....	18
2.17 Microaddress Register .....	18
2.18 Microinstruction ROM .....	18
2.19 Microinstruction Sequence Circuit .....	18
<b>3. HIGH SPEED EXECUTION OF INSTRUCTIONS .....</b>	<b>19</b>
3.1 Dual Data Bus Method .....	19
3.2 Effective Address Generator .....	20
3.3 16-/32-Bit Temporary Register/Shifter (TA, TB) .....	20
3.4 Loop Counter (LC) .....	20
3.5 PC and PFP .....	20
<b>4. DESCRIPTION OF CHARACTERISTIC INSTRUCTIONS .....</b>	<b>21</b>
4.1 Variable Length Bit Field Operation Instructions .....	21
4.2 Packed BCD Operation Instructions .....	22
4.3 Stack Operation Instructions .....	24
4.4 Array Index Check Instructions .....	30
4.5 Mode Operation Instructions .....	31
4.6 Floating-Point Operation Coprocessor Instruction .....	33
<b>5. INTERRUPT OPERATIONS .....</b>	<b>34</b>
<b>6. STANDBY FUNCTIONS .....</b>	<b>37</b>
<b>7. I/O ADDRESS RESERVE .....</b>	<b>37</b>

---

8. INSTRUCTION SET .....	38
9. ELECTRICAL SPECIFICATIONS .....	66
10. PACKAGE DRAWINGS .....	78
11. RECOMMENDED SOLDERING CONDITIONS .....	81

## 1. PIN FUNCTIONS

There are some pins which work for either a small system or a large system, and others for both small and large systems.

### (1) AD15 to AD0 (Address/Data Bus) ... small/large

AD15 to AD0 are a common bus for address and data, where the lower 16 bits output of 20-bit address information and the byte/word data input/output will be executed by time multiplexing. When installing the  $\mu$ PD70116, either memory or I/O operand should be divided into a byte data bank to be accessed with an even address ( $AD_0 = 0$ ) and that with an odd address ( $AD_0 = 1$ ). As the least significant bit ( $AD_0$ ) is not significant directly as address information of word data, it is used to differentiate the byte bank of an even address from that of an odd address.

In order to access byte/word data, it offers  $\overline{UBE}$  (Upper Byte Enable) signal as well as  $AD_0$ . They are used as listed in the table below.

Operand	$\overline{UBE}$	$AD_0$	Number of Bus Cycles
Word of even address	0	0	1
Word of odd address	0	1*	2
	1	0**	
Byte of even address	1	0	1
Byte of odd address	0	1	1

\*: 1st access, \*\*: 2nd access

Two accesses to the word operand of odd address are executed for an odd byte bank and an even byte bank respectively. Then,  $AD_0 = 1$  indicating an odd bank is output at the first access, and  $AD_0 = 0$  is automatically output to indicate the consecutive even banks.

These outputs are fixed at either the high or low level in the standby mode.

These pins are designed as a 3-state I/O. Their impedance is high during the hold and interrupt acknowledges.

### (2) NMI (Non-Maskable Interrupt) ... small/large

This is an interrupt request input which is non-maskable by software.

This input is active at the rising edge, and it can be detected at any clock cycle. The actual interrupt servicing begins after the completion of executing instruction.

Interrupt start address for the above interrupt is decided by the interrupt vector 2.

After the rising edge, NMI signal must be kept at the high level of the minimum 5 clock cycles. Its priority is shown below. Hold request can be accepted during the NMI acknowledge.

INT < NMI < HLDRQ (small) or  $\overline{RQ}$  (large)

This interrupt can be used for the release of a standby mode.

**(3) INT (Maskable Interrupt) ... small/large**

This is an interrupt request input which is maskable by software.

This input is active at the high level and can be detected at the last clock cycle of an instruction, then accepted if this input is interrupt enable status (if interrupt enable flag IE is set). The external device checks if the INT interrupt request has been accepted or not by INTAK signal output from the CPU.

INT signal must be kept at a high level until the first INTAK signal is output.

The priority is shown below. If a NMI arises simultaneously, the NMI takes priority over the INT. Hold request can be accepted during the INT acknowledge.

INT < NMI < HLD/RQ (small) or RQ (large)

This interrupt can be used for the release of a standby mode.

**(4) CLK (Clock) ... small/large**

This is an external clock input.

**(5) RESET (Reset) ... small/large**

This is a CPU reset input which is active at the high level. It takes priority over all operations.

After RESET is released, the CPU starts a program from FFFF0H.

RESET input is used not only for usual CPU start, but also for the release of a standby mode.

**(6) READY (Ready) ... small/large**

When memory or I/O cannot end the read/write operation within the basic access time of the CPU, this signal is requested to be inactivated (at the low level) to generate wait state (TW) in the CPU, and to extend the read/write cycle.

If the READY signal is active (at the high level) at T3 or TW state, the CPU won't generate any wait state.

Since this signal cannot guarantee correct operation unless it satisfies setup/hold time, it should be synchronized with an external device.

**(7) POLL (Poll) ... small/large**

POLL input is checked by a POLL instruction. If the signal is at the low level, the next instruction is executed. If it is at the high level, POLL input is checked every 5-clock cycle which continues until the signal is at the low level.

These functions are utilized to synchronize the CPU's program with external device operations.

**(8) INTAK (Interrupt Acknowledge) ... small**

This pin outputs when it receives INT signal. An external device inputs the interrupt vector in synchronization with this signal to the CPU through data buses (AD7 to AD0).

This output is fixed at the high level in a standby mode.

**(9) ASTB (Address Strobe) ... small**

This is a strobe signal which is output to latch address information into an external latch.

Once this output gets at the high level (for about 1/2 clock) in a standby mode, then it is fixed at the low level.

**(10) BUFEN (Buffer Enable) ... small**

This is a signal used as an output enable signal of external bi-directional buffers. It is output when data is exchanged with memory or I/O, or an interrupt vector is input.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

**(11) BUF R/W (Buffer Read/Write) ... small**

This signal is output to decide the data transfer direction of external bi-directional buffers. It shows the sending direction from the CPU to an external device at a high level, and the receiving direction from an external device to the CPU at the low level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

**(12)  $\overline{IO}/M$  (IO/Memory) ... small**

The signal is output to differentiate I/O access from memory access. It shows the I/O at the low level, and memory at the high level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

**(13) WR (Write Strobe) ... small**

The signal is output when data is written to I/O or memory, the distinction between I/O and memory is executed by the  $\overline{IO}/M$  signal.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

**(14) HLDAK (Hold Acknowledge) ... small**

An acknowledge signal is output, which shows that the CPU received a hold request signal (HLDRQ).

While this signal is active (at the high level), address bus, address/data bus, and control bus of 3-state output is high-impedance.

**(15) HLDRQ (Hold Request) ... small**

A signal is input, which allows an external device to request the CPU to release address bus, address/data bus, and control bus.

Since this signal cannot guarantee correct operation unless it satisfies setup time, it should be synchronized with external device.

**★ (16) RD (Read Strobe) ... small/large**

This signal is output when reading data from I/O or memory. The distinction between the I/O and the memory is executed by the  $\overline{IO}/M$ .

This signal exists originally for a small mode, but it may be output at the same timing in a large mode.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(17) **S/LG (Small/Large) ... small/large**

This is a pin to decide the CPU operation mode. This pin is used fixed at the high or low level. This pin operates at the high level in a small mode, and at the low level in a large mode.

The pin numbers indicated differentiate their functions depending on the mode to be operated, then each pin has its own name.

Pin Number <sup>Note</sup>			Function	
DIP	QFP	QFJ	S/LG = High	S/LG = Low
24	38	27	INTAK	QS1
25	39	28	ASTB	QS0
26	41	29	BUFEN	BS0
27	42	30	BUF R/W	BS1
28	43	31	IO/M	BS2
29	44	32	WR	BUSLOCK
30	45	33	HLDK	RQ/AK1
31	47	34	HLDREQ	RQ/AK0

**Note** Pin number is different from package.

(18) **UBE (Upper Byte Enable) ... small/large**

This is a signal showing that the upper 8 bits (AD15 to AD8) of the AD15 to AD0 are being used with the bus cycle, T2 to T4, when active low, it is output during the T1 to T4 (low level) of the bus cycles.

The bus cycles in which this signal is active are as follows.

- The bus cycles either by the byte access to an odd address or the first byte access for the word data to an odd address
- The bus cycles by the word data access to an odd address

These bus cycles can be noticed by the combination of the address information which is output to the AD0 pin during the T1 of bus cycles, and the UBE signal.

Operand	UBE	AD0	Number of Bus Cycles
Word of even address	0	0	1
Word of odd address	0	1*	2
	1	0**	
Byte of even address	1	0	1
Byte of odd address	0	1	1

\*: 1st access, \*\*: 2nd access

During the interrupt acknowledge (word access of even addresses is needed for a vector read), UBE signal is continuously at the low level.

In standby mode, it is inactive (at the high level).

This output is fixed at the high level in a standby mode.

UBE signal is a 3-state output, its impedance is high during the hold acknowledge.

## (19) A19/PS3 to A16/PS0 (Address Bus/Processor Status) ... small/large

This is a dual-function output pin for address bus and processor status signal, the contents of each pin are output by time multiplexing.

As an address bus, the upper 4 bits are output out of the 20-bit memory address. 0 is output to all bits during the I/O access.

Processor status signal is output to both memory and I/O accesses. PS3 is always 0 in native mode, and always 1 in an emulation mode. The contents of interrupt enable flag (IE) is output to PS2. PS1 or PS0 shows which segment is currently used.

A17/PS1	A16/PS0	Segment
0	0	Data segment 1
0	1	Stack segment
1	0	Program segment
1	1	Data segment 0

These outputs are fixed at the high or low level in a standby mode.

The A19/PS3 to A16/PS0 pins are 3-state outputs and impedance is high during the hold acknowledge.

## (20) QS1, QS0 (Queue Status) ... large

This signal notifies an external device (floating-point operation coprocessor) of the instruction queue status in the CPU.

QS1	QS0	Status of Instruction Queue
0	0	No operation (no change in the queue)
0	1	First byte of instructions
1	0	Empty
1	1	After 2nd byte of instructions

This status of instruction queue represents the status when EXU accesses an instruction queue.

The contents which are output to the QS1 and QS0 pins are effective only in the 1 clock cycle immediately after this queue access.

This status signal is offered so that the coprocessor for floating-point operation can monitor the CPU program execution state and process when the control is shifted to the coprocessor itself (by FPO: Floating-Point Operation instruction).

These outputs are fixed at the low level in standby mode.

## (21) BS2 to BS0 (Bus Status) ... large

This is a status signal to inform an external bus controller what the current bus cycle is.

The external bus controller decodes these signals, and generates control signals to access memory or I/O.

BS2	BS1	BS0	Bus Cycles
0	0	0	Interrupt acknowledge
		1	I/O read
	1	0	I/O write
		1	Halt
1	0	0	Program fetch
		1	Memory read
	1	0	Memory write
		1	Passive status

These outputs are fixed at the high level in a standby mode.

These pins are 3-state outputs, and impedance is high during the hold acknowledge.

These signals become high when the clock rises immediately after RESET is activated and remain high until the next rise of the clock. After this 1 clock cycle, the signals become high-impedance.

(22) BUSLOCK (Bus Lock) ... large

This is the signal to request the other master CPUs in a multiprocessor system not to use system bus, when 1 instruction following the BUSLOCK front end instruction is being executed.

This output is fixed at the high level in a standby mode (however, it is fixed at the low level if BUSLOCK instruction exists before HALT instruction).

This pin is a 3-state output and impedance is high during the hold acknowledge.

(23) RQ/AK1, RQ/AK0 (Hold Request/Acknowledge) ... large

RQ/AK1 and RQ/AK0 are common pins for both bus hold request input (RQ) and bus hold acknowledge signal output (AK). Their priority is as follows:

$$\overline{RQ/AK1} < \overline{RQ/AK0}$$

These pins are 3-state inputs/outputs. They incorporate a pull-up resistor and are set inactive (at the high level) in the open (float) status.

When this signal is used as a bus hold request input (RQ), it cannot guarantee correct operation unless it satisfies setup/hold time. Therefore, it should be synchronized with an external device.

(24) Vdd (Power Supply) ... small/large

This is a positive power supply pin.

(25) GND (Ground) ... small/large

This is a GND potential.

(26) IC (Internally Connected)

Set this to a GND potential.

## 2. REGISTER CONFIGURATION

### 2.1 PFP (Prefetch Pointer)

Prefetch pointer is a 16-bit binary counter holding offset information of the program memory address which BCU is to prefetch to an instruction queue.

The PFP is incremented every time BCU prefetches instruction bytes from a program memory. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of PFP at this point are same as that of the PC (Program Counter).

PFP is always used together with PS (Program Segment) register.

### 2.2 Q0 to Q5 (Prefetch Queue)

The  $\mu$ PD70116 has a 6-byte instruction queue (FIFO). It can store the maximum instruction code of 6 bytes which BCU prefetches.

The instruction codes stored in the queue are fetched and executed by EXU.

When branch, call, return, or break instruction is executed, or external interrupt is processed, the queue contents are cleared, and an instruction of a new location is prefetched.

Usually, the  $\mu$ PD70116 executes prefetch if the queue has blank of one word (2 bytes) or more.

If the average execution time of several sequential instructions exceeds the number of clocks, to some extent, which is necessary for prefetching the instruction codes of each instruction, and when EXU ends the execution of one instruction, then the instruction codes which EXU can execute consecutively will be ready in a queue, and the fetch time from external memory may be deducted from the instruction execution time. Therefore, it is possible to increase the processing speed compared with the CPU which fetches and executes in each instruction.

The effect of queue will be reduced, in inverse proportion to the number of instructions whose queue is cleared like the above-mentioned execution of branch instruction, or if the instructions with short execution time continue.

### 2.3 DP (Data Pointer)

Data pointer is a 16-bit register which specifies the address for reading/writing variables.

The contents of register including the offset of the effective and memory addresses which are created in EA generator are transferred to this data pointer.

### 2.4 TEMP (Temporary Communication Register)

This is a 16-bit temporary communication register between an external data bus and EXU.

For the purpose of byte access, TEMP can read/write upper and lower bytes independently.

Basically, EXU terminates write operations by transferring data to TEMP, then confirms the data transfers from an external bus to TEMP and terminates read operations.

## 2.5 Segment Register (PS, SS, DS0, DS1)

In the  $\mu$ PD70116, memory address is divided into logical segments by the 64K bytes, the start address of each segment is specified by a segment register, the offset after the start address is specified either by another register or an effective address.

There are four types of segment registers:

Segment Register	Default Offset
PS (Program Segment)	PFP
SS (Stack Segment)	SP, effective address
DS0 (Data Segment 0)	IX, effective address
DS1 (Data Segment 1)	IY

A pair of PS and PFP (Prefetch Pointer) and that of DS1 and IY are fixed.

SS is paired with SP in normal stack operation, but it offsets effective address when BP register is selected as a base register.

DS0 is used together with IX in a block transfer processing, but it offsets effective address in the other processing.

In the addressing which defines SS as a segment register when using BP register as a base register, it is possible to use the other 3 types of segment registers for a segment selection by using segment overlaid prefix instruction (PS:, DS0:, DS1:).

## 2.6 ADM (Address Modifier)

ADM (Address Modifier) performs the generation of physical address (addition of segment register to PFP or DP) and the increments of PFP (Prefetch Pointer).

## 2.7 General Registers (AW, BW, CW, DW)

There are four different types of 16-bit general registers. It is possible to access as an 8-bit register (AH, AL, BH, BL, CH, CL, DH, and DL) by dividing each register into the upper and lower 8 bits.

Therefore, these registers can be used as an 8-bit or 16-bit register for a variety of instructions, such as transfer instructions, arithmetic operation instructions, and logical operation instructions.

Also, the following list shows that the each register can be used as a default register for a specific instruction processing.

AW : Word multiplication/division, word I/O, translation, BCD rotate, data conversion

AL : Byte multiplication/division, byte I/O, BCD rotate, data conversion

AH : Byte multiplication/division

BW : Translation

CW : Loop control branch, repeat prefix

CL : Shift instruction, rotate instruction, BCD operation

DW : Word multiplication/division, indirect addressing I/O

## 2.8 Pointer (SP, BP) and Index Register (IX, IY)

These are used as a base pointer or an index register during the memory access executed by based addressing, indexed addressing, and based/indexed addressing.

Like a general register, they can be used for instructions, such as transfers, arithmetic operations, and logical operations, but they cannot be used as an 8-bit register for the same instructions.

The following list shows that each register can be used as a default register for the purpose of a specific processing.

SP : Stack manipulation

IX : Block transfer (on the source side), BCD string operation

IY : Block transfer (on the destination side), BCD string operation

## 2.9 TA/TB (Temporary Register/Shifter A/B)

TA/TB are 16-bit temporary registers/shifters which are used for multiplication/division and shift/rotate (including BCD rotate) instructions.

TA and TB work as a 32-bit temporary register/shifter when executing the multiplication/division instructions, while only TB works as a 16-bit temporary register/shifter when executing the shift/rotate instructions.

Both TA and TB can read/write the upper and lower byte independently between the internal buses.

TA/TB are inputs of ALU.

## 2.10 TC (Temporary Register C)

TC is a 16-bit temporary register which is used for the internal processing, such as multiplication/division, etc.

TC is an input of ALU.

## 2.11 ALU (Arithmetic & Logic Unit)

ALU (Arithmetic & Logic Unit) consists of a full adder and a logic unit, and it performs the arithmetic operations (addition/subtraction/multiplication/division, increment, decrement, and complement operations) and the logical operations (test, AND, OR, and XOR, and the bit-wise test, set, clear, and inversion).

## 2.12 PSW (Program Status Word)

Program status word consists of the 6 types of status flags and the 4 types of control flags.

### Status flags

- V (Overflow)
- S (Sign)
- Z (Zero)
- AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

### Control flags

- MD (Mode)
- DIR (Direction)
- IE (Interrupt Enable)
- BRK (Break)

These flags are stack processed by manipulating the following word images.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
M D	1	1	1	V	D I R	I E	B R K	S	Z	0	A C	0	P	1	C Y	PSW

Status flags are automatically set and reset according to the execution result (data value) of each instruction.

CY flag can be set, reset, or inverted directly by instructions.

Control flags are set or reset by instructions, then control the CPU operations.

MD flag is reloadable only between the execution of BRKEM instruction and that of RETEM instruction, it may not be restored in other places even if RETI, or POP PSW instruction is executed.

### 2.13 LC (Loop Counter)

LC (Loop Counter) is a 16-bit register which counts the number of loops of the primitive block transfer/I/O instructions (MOVBK, OUTM, etc.) controlled by repeat prefix instructions (REP, REPC, etc.), and the number of shifts of multi-bit shift/rotate instructions.


### 2.14 PC (Program Counter)

The program counter is a 16-bit binary counter which holds the offset information of the program memory address which the EXU is currently to execute.

The PC is incremented each time a microprogram fetches an instruction byte out of an instruction queue. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of the PC at this point are same as the PFP (Prefetch Pointer).

### 2.15 EAG (Effective Address Generator)

EAG (Effective Address Generator) is a circuit which performs high-speed effective address calculations needed during the memory access. It terminates the calculation by two clocks in all addressing modes.



If it reads the byte (the 2nd or 3rd byte) specified by the instruction's operand and requires memory access, it will generate a control signal related to the ALU and the associated register operation, and will calculate an effective address to transfer the signal to the DP (Data Pointer).

If necessary, it requests the BCU to activate a bus cycle (memory read).

**2.16 Instruction Decoder**

Instruction decoder classifies the 1st byte of an instruction code into the groups with a specific function, and holds it during the execution of microinstruction.

**2.17 Microaddress Register**

Microaddress register specifies the address of microinstruction ROM which should be executed consecutively.

When starting the execution of microinstructions, the 1st byte of instructions stored in a queue as a start address is read into this register, and the register specifies the start address of the specific microinstruction sequence.

**2.18 Microinstruction ROM**

Microinstruction ROM holds 29-bit width of microinstructions for 1024 words.

**2.19 Microinstruction Sequence Circuit**

This circuit manages the control of a microaddress register, the output control of a microinstruction ROM, and synchronization of the EXU and BCU.


### 3. HIGH SPEED EXECUTION OF INSTRUCTIONS

In order to reduce the instruction execution time, the  $\mu$ PD70116 is equipped with the following hardware features.

- EXU internal dual data bus
- Effective address generator
- 16/32-bit temporary register/shifter (TA, TB)
- 16-bit loop counter (LC)
- PC (Program Counter) and PFP (Prefetch Pointer)

#### 3.1 Dual Data Bus Method

In order to reduce the number of processing steps required for executing instructions, the dual data bus method of main data bus (16-bit) and sub data bus (16-bit) is adopted. This method realizes roughly 30% reduction of processing time (compared with a single bus method) in addition/subtraction, logical operations, and compare instructions.




**Example** ADD AW, BW; AW  $\leftarrow$  AW + BW

	Single bus	Dual bus
Step 1	ALU $\leftarrow$ AW	ALU $\leftarrow$ AW, BW
2	ALU $\leftarrow$ BW	AW $\leftarrow$ ALU
3	AW $\leftarrow$ ALU	

### 3.2 Effective Address Generator

This is a circuit which may perform high-speed processing of effective address calculation required during the memory access.

This dedicated hardware has realized the high-speed processing which is several times faster than the micropogram method. It requires just 2 clocks for effective address calculations in all addressing modes, while the micropogram method requires 5 to 12 clocks for the calculation.



### 3.3 16-/32-Bit Temporary Register/Shifter (TA, TB)

Temporary register/shifter (TA, TB) is offered for multiplication/division and shift/rotate instructions.

The adoption of this circuit has increased the speed of multiplication/division instructions particularly. This speed is 4 times as fast as that of the micropogram method.

TA + TB : 32-bit temporary register/shifter for multiplication/division instructions

TB : 16-bit temporary register/shifter for shift/rotate instructions

### 3.4 Loop Counter (LC)

This counts the number of loops of primitive block transfer/I/O instruction which is controlled by repeat prefix instruction, and the number of shifts of multi-bit shift/rotate instruction.

For example, the multi-bit rotate of register is executed as follows. It has increased the speed up to two times that of micropogram method.

RORC AW, CL; CL = 5

Microprogram method	LC method
$8 + 4 \times 5 = 28$ clocks	$7 + 5 = 12$ clocks

### 3.5 PC and PFP

The hardware contains both a prefetch pointer (PFP) which addresses program memory prefetching, and a program counter (PC) which addresses program memory which is going to be executed. Because of this, the instruction execution time for branch, call return, and break instructions has been reduced for another few clocks, compared with a microprocessor with one PFP.

#### 4. DESCRIPTION OF CHARACTERISTIC INSTRUCTIONS

##### 4.1 Variable Length Bit Field Operation Instructions


There are two types of instructions, INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are very effective for a computer plotting and a high-level language. For example, they may be applied to a packed array of Pascal and a record-type data structure.

###### (1) INS reg8, reg8'/INS reg8, imm4

This instruction transfers the lower bit data (out of the 16-bit data of AW register) which has a length specified by the 2nd operand, to memory area which is decided by a byte offset which is addressed by a segment register DS1 and a indexed register IY, and a bit offset which is specified by the values (0 to 15) of the 1st operand.

After the completion of transfer, the register which is specified by both IY register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.




Bit field data can extend over the byte boundaries of memory.

## (2) EXT reg8, reg8'/EXT reg8, Imm4

This loads a bit field data with a bit length defined by the 2nd operand, from the memory area decided by the bit offset specified by a byte offset which is addressed by a segment register DS0 and an index register IX and a bit offset which is specified by the values (0 to 15) of the 1st operand, to the AW register.

After the completion of transfer, the register which is specified by both IX register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.



Bit field data can extend over the byte boundaries of memory.

#### 4.2 Packed BCD Operation Instructions

The instructions consist of ADD4S, SUB4S, and CMP4S which may process packed BCD in a string form, and ROR4 and ROL4 which process it as a byte/word operand.

##### (1) ADD4S

This instruction sums a packed BCD string addressed by an index register IX and that by an index register IY, and stores the result to a string which is addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL)  $\leftarrow$  BCD string (IY, CL) + BCD string (IX, CL)

##### (2) SUB4S

This instruction subtracts a packed BCD string addressed by an index register IX from that by an index register IY, and stores the result to a string addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL)  $\leftarrow$  BCD string (IY, CL) - BCD string (IX, CL)


##### (3) CMP4S

This instruction performs the same subtraction as SUB4S does, but it does not store the result, and only affects a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) - BCD string (IX, CL)


##### (4) ROL4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the left through the lower 4 bits (ALL) of an AL register.



##### (5) ROR4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the right through the lower 4 bits (ALL) of an AL register.



#### 4.3 Stack Operation Instructions

##### (1) PREPARE imm16, imm8

This instruction is used to create a "Stack Frame" which is necessary for a block-structured high-level language (e.g. Pascal, Ada, etc.). A stack frame contains both a pointer group pointing a frame of variables which may be referred from the procedures and the area of local variables.

Description is continued below using an example program made by a Pascal type language.

```
program EXAMPLE;
procedure P;
var a,b,c,;
procedure Q;
var d,e;
procedure R;
var f,g;
begin
  d:=a+f+g;
end;
begin
  R;
  b:=d+e;
end;
begin
  a:=b+c;
  Q;
end;
(*main program*)
begin
  P;
end.
```

**Remark** A word is used for all variables.

This is a program example in which 3-layered procedure blocks are nesting. Procedure P defines variables a, b, and c, procedure Q defines d and e, and procedure R defines f and g. Therefore, global variables a, b, and c, are referred from procedure Q, and variables a, b, c, d, and e from procedure R.

The PREPARE instruction copies a frame pointer to reserve the area of local variables and to enable the reference to global variables. The 1st operand specifies an area size (byte unit) to be reserved for local variables, and the 2nd operand shows the depth of the procedure block (the depth is called "lexical level").

The frame's base address which is created by the PREPARE instruction is set to a base pointer BP. After having compiled the EXAMPLE program, this program converts itself to a program listed in the next page (The DISPOSE instruction which is used in an assembler program returns the state of both a stack pointer SP and a base pointer BP to the state immediately before the PREPARE instruction is executed. Please refer to (2)).

; ASSEMBLER PROGRAM


```


START: MOV      SP, SPTOP
       MOV      BP, SP      ; ①
       CALL    P           ; ②
       BR     SYSTEM
P:   PREPARE 6, 1      ; ③
       MOV      AW, [BP][B+BLEVEL*2]
       ADD      AW, [BP][C+CLEVEL*2]
       MOV      [BP][A+ALEVEL*2], AW
       CALL    Q
       DISPOSE
       RET
Q:   PREPARE 4, 2      ; ④
       CALL    R
       MOV      AW, [BP][D+DLEVEL*2]
       ADD      AW, [BP][E+ELEVEL*2]
       MOV      IY, [BP][BLEVEL*2]
       MOV      SS:[IY][B+BLEVEL*2], AW
       DISPOSE
       RET
R:   PREPARE 4, 3      ; ⑤
       MOV      AW, [BP][F+FLEVEL*2]
       ADD      AW, [BP][G+GLEVEL*2]
       MOV      IY, [BP][ALEVEL*2]
       ADD      AW, SS:[IY][A+ALEVEL*2]
       MOV      IY, [BP][DLEVEL*2]
       MOV      SS:[IY][D+DLEVEL*2], AW
       DISPOSE
       RET

; A = -2      ALEVEL = -1
; B = -4      BLEVEL = -1
; C = -6      CLEVEL = -1
; D = -2      DLEVEL = -2
; E = -4      ELEVEL = -2
; F = -2      FLEVEL = -3
; G = -4      GLEVEL = -3

```

The process in which a stack frame is created as the program runs is illustrated in the following pages. Numbers correspond to those placed in the program's comment list.





The PREPARE instruction saves BP to a stack first in order to restore the BP of a procedure at the called side when the procedure finishes. Then, it pushes a frame pointer (a saved BP) onto the stack within the range accessible from the called procedure. The accessible range equals to the value which is subtracted by one from the lexical level of the procedure.

If the lexical level is one or more, the instruction pushes its own frame point onto the stack. This is done to copy a frame pointer of the called procedure, when the instruction copies a frame pointer in the other procedure which was called from this procedure.

Then, the instruction sets the value of new frame pointer to BP, and reserve the area of the local variables to be used in the procedure, onto the stack. I.e. it subtracts the value worthy of local variables from SP.

```
display = 2nd operand
dynamics = 1st operand

SP = SP-2;
(SP) = BP;
temp = SP;
if display > 0 then begin
    repeat display - 1 times
        begin
            SP = SP-2;
            BP = BP-2;
            (SP) = (BP);
        end;
    SP = SP-2;
    (SP) = temp;
end;
BP = temp;
SP = SP-dynamics
```

**Data access****(a) Access of local variables**

Local variables are placed in the frame of the procedure itself. Therefore, the effective address EA.L of a local variable is calculated by the following formula.

$$\text{EA.L} = \text{SS: (BP + offset)}$$

This "offset" is the sum of the offset values which are located from a frame size stacked onto the frame (the base value of an accessible frame) and the base value of local variable area, to that variable.

**(b) Access of global variables**

Global variables are located in the address added by the offset value which accesses the target base pointer out of the old base pointers loaded onto the stack frame and attempts to access the value.

Therefore, the effective address EA.G of global variables is calculated by the following expression:

$$\text{EA.G} = \text{SS: ((SS: (BP + offset1)) + offset2)}$$

This offset1 is the offset value from the base value (BP value) of the current frame to the address in which the base address of a frame (including the global variable to be referred) is stored. Also, the offset2 is the offset value from the base value of a frame which holds the variable to be referred to that variable.

**(2) DISPOSE**

This instruction releases one of the stack frames which is created by PREPARE instruction. For BP it loads a point value which points the previous frame, while for SP it loads a point value which points the least significant address of a frame.

```
SP = BP;  
BP = (SP);  
SP = SP + 2
```

#### 4.4 Array Index Check Instructions


This is an instruction to check whether the index value to specify if an element exists in the defined area or not, in array-type data structure. If the index value exceeds the area, it activates BRK5.

The defined area value should be set to the 2 words (setting the lower bound value at the 1st word, and the upper bound value at the 2nd word) in the memory, before CHKIND instruction is executed. The index value is for the register (any 16-bit register) which an array manipulation program is using.

```
CHKIND    reg 16, mem 32
```

```
If (mem 32) > reg16 or (mem 32 + 2) < reg16
TA←(015H, 014H)
TC←(017H, 016H)
SP←SP-2, (SP+1, SP)←PSW
IE←0, BRK←0
SP←SP-2, (SP+1, SP)←PS
PS←TC
SP←SP-2, (SP+1, SP)←PC
PC←TA
```

} = BRK5



#### 4.5 Mode Operation Instructions

The operating modes of the μPD70116 consist of native mode (normal operation) and emulation mode (emulation operation of the μPD8080AF instruction set). As a flag to switch these modes, a mode flag (MD) is provided in the bit 15 of PSW. The mode is changed to native mode when MD is 1, and to emulation mode when MD is 0. MD is set/reset directly or indirectly by the mode operation instruction.


The instructions to change modes from native to emulation are:

BRKEM (Break for Emulation)  
RETI (Return from Interrupt)

The instructions to change modes from emulation to native are:

RETEM (Return from Emulation)  
CALLN (Call Native routine)

Also, either RESET input or external interrupt input (NMI, INT) turns emulation mode back to native mode.



##### (1) BRKEM imm 8

This is a basic instruction to activate emulation mode. This instruction saves PSW, PS, and PC, resets MD (0), and loads an interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor breaks flag (BRK).

Fetching the instruction code of interrupt service routine (for emulation) which has jumped, the CPU interprets the code as an instruction of the μPD8080AF and executes it.

The CPU interprets emulation mode as interrupt servicing.

In emulation mode, the register and flag actions of the μPD8080AF are alternatively done by the register and flag of the μPD70116 shown below.

$\mu$ PD8080AF	$\mu$ PD70116
A	AL
B	CH
C	CL
D	DH
E	DL
H	BH
L	BL
SP	BP
PC	PC

$\mu$ PD8080AF	$\mu$ PD70116
C	CY
Z	Z
S	S
P	P
AC	AC

Regarding stack operations, either SP in native mode or BP in emulation mode works as a stack pointer. Adoption of this independent stack pointer allows both modes to reserve independent stack area, and prevents them from destroying any stack in other mode by erroneous stack operation.

SP, IX, IY, and AH in native mode and the four segment register (PS, SS, DS0, and DS1) are not affected by emulation mode.

In emulation mode, the segment base of instruction is decided by the PS register (automatically decided by interrupt vector), and that of data by the DS0 register (decided by a programmer just before entering emulation mode).

#### (2) RETEM (without operand)

When RETEM instruction is executed in emulation mode (this instruction is interpreted as an instruction of the  $\mu$ PD8080AF), the CPU restores PS, PC, and PSW and returns to native mode, as if it returns from interrupt servicing. At this point, the contents (i.e. "1") in native mode which was saved in the stack by BRKEM instruction are restored, which sets the CPU to native mode.

#### (3) CALLN imm 8

When this instruction is executed in emulation mode (this instruction is interpreted as an instruction of the  $\mu$ PD8080AF), the CPU save PS, PC, and PSW to the stack (MD = 0 is saved), sets (1) a mode flag (MD), then loads the interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor break flag (BRK).

Thus, interrupt routine in native mode can be called from emulation mode.

To return from this interrupt routine to emulation mode, RETI instruction should be executed.

#### (4) RETI (without operand)

This is a general instruction to return from an interrupt routine activated by BRK instruction or an external interrupt in native mode. If this instruction is executed at the end of an interrupt service routine activated by CALLN instruction in emulation mode, PS, PC, and PSW restoration is exactly the same as normal. Because the value (= 0) of mode flag (MD) in emulation mode is restored to MD if PSW is restored, the CPU is set to emulation mode, then further instructions are interpreted as an instruction of the  $\mu$ PD8080AF and executed. RETI instruction is executed to return from an interrupt routine of native mode which was activated by NMI or INT interrupt request generated in emulation mode in the same way.

#### 4.6 Floating-Point Operation Coprocessor Instruction

FPO1 fp-op/FPO1 fp-op, mem  
FPO2 fp-op/FPO2 fp-op, mem

These are coprocessor's instructions for external floating-point operation. They leave operations to a coprocessor when the CPU fetches these instructions, then they only execute auxiliary processing (calculation of effective address, generation of physical address, and activation of memory read cycle) for a coprocessor if necessary.

When a coprocessor monitors these instructions, it interprets them as an instruction to itself and executes them. At this point, the coprocessor uses only the address information of memory read cycle only activated by the CPU, or both the address and read data, depending on a type of instruction.

FPO1 and FPO2 instructions have the same function, but different type of codes.

Also in the description of an actual assembler language, it is more common to use mnemonic to each instruction in a coprocessor, rather than to use the mnemonic, FPO1 or FPO2.

When the CPU fetches FPO1 or FPO2 and either of them requests memory access, it activates a memory read cycle. However, the data read by this should be used by a floating-point operation coprocessor, so it will never be handled by the CPU.

Also, the CPU activates a memory read cycle even if a floating-point operation coprocessor needs a memory write cycle, the data resulted from this activation is ignored as a dummy data, only memory address information is latched by a floating-point operation coprocessor. Then a floating-point operation coprocessor uses the address information to execute a memory write cycle.

## 5. INTERRUPT OPERATIONS

The  $\mu$ PD70116 has mainly two types of interrupts; one by an external interrupt request, and the other by software processing.

They are classified further as follows:

**(1) External interrupt**

- (a) NMI input (non-maskable)
- (b) INT input (maskable)


**(2) Software instruction**

- (a) Processing results of instruction
  - Divide error by DIV or DIVU instruction
  - Memory boundary over detection by CHKIND instruction
- (b) Conditional break instruction
  - When V = 1 in BRKV instruction
- (c) Unconditional break instruction
  - 1-byte break instruction, BRK 3
  - 2-byte break instruction, BRK imm8
- (d) Flag processing (single step)
  - Sets BRK flag using stack operation
- (e) Emulation-related instruction
  - BRKEM imm8
  - CALLN imm8

Any of the above interrupts should be selected by either automatically or sequentially specifying one point in the interrupt vector table which has been arranged beforehand, then decide interrupt routine start address.

Interrupt vector table is shown in the Figure 5-1. This table is assigned to the 1K-byte of the memory 000H to 3FFH, and it may hold 256 vectors (using 4 bytes per vector).

**Figure 5-1. Interrupt Vector Table**



The vectors 0 to 5 are specified by a use factor, and the vectors 6 to 31 are reserved. They are not available for a general use.

In the vectors 32 to 255, the 2-byte break instruction, BRKEM instruction, INT input, and CALLN instruction (during the emulation) are available for a general use.

One interrupt vector consists of 4 bytes. 2 bytes in the lower address is loaded to PC as an offset, while the other 2 bytes in the upper address is loaded to PS as a base.

**Example Vector 0**

000H	001H
002H	003H

PS  $\leftarrow$  (003H, 002H)PC  $\leftarrow$  (001H, 000H)

Based on this format, a programmer should initialize the contents of each vector to use at the beginning of a program.

The basic steps to jump in an interrupt service routine are listed as follows:

```
TA  $\leftarrow$  vector lower (offset)
TC  $\leftarrow$  vector upper (segment base)
SP  $\leftarrow$  SP - 2, (SP + 1, SP)  $\leftarrow$  PSW
IE  $\leftarrow$  0, BRK  $\leftarrow$  0, MD  $\leftarrow$  0
SP  $\leftarrow$  SP - 2, (SP + 1, SP)  $\leftarrow$  PS
PS  $\leftarrow$  TC
SP  $\leftarrow$  SP - 2, (SP + 1, SP)  $\leftarrow$  PC
PC  $\leftarrow$  TA
```

## 6. STANDBY FUNCTIONS

μPD70116 incorporates standby mode to decrease the power consumption while it is waiting for program's processing.

Standby mode is set by HALT instruction in native mode or HLT instruction in emulation mode.

In standby mode, internal clock is provided only for the circuit related to the function necessary for releasing the standby mode and the circuit related to bus hold control function, then no internal clock is provided for the other circuits. This may reduce the power consumption to a fraction of that for normal operation (native/emulation mode).

Standby mode is released by either RESET input or external interrupt inputs (NMI, INT).

Bus hold function is effective during the standby mode, however, it returns to standby mode when bus hold request is cleared.

## 7. I/O ADDRESS RESERVE

The upper 256 bytes (FF00H to FFFFH) of I/O address might be used in the future. Do not use it at this time.

## 8. INSTRUCTION SET

**Table 8-1. Legend of Operand Type**

Identifier	Description
reg	8-/16-bit general register (destination-side register in the instruction which uses two 8-/16-bit general registers)
reg'	Source-side register in the instruction which uses two 8-/16-bit general registers
reg8	8-bit general register (destination-side register in the instruction which uses two 8-bit general registers)
reg8'	Source-side register in the instruction which uses two 8-bit general registers
reg16	16-bit general register (destination-side register in the instruction which uses two 8-bit general registers)
reg16'	Source-side register in the instruction which uses two 16-bit general registers
dmem	8-/16-bit memory location
mem	8-/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
imm	Constant in the range of 0 to FFFFH
imm3	Constant in the range of 0 to 7
imm4	Constant in the range of 0 to FH
imm8	Constant in the range of 0 to FFH
imm16	Constant in the range of 0 to FFFFH
acc	Register AW or AL
sreg	Segment register
src-table	Name of 256-byte conversion table
src-block	Name of a block which is addressed by register IX
dst-block	Name of a block which is addressed by register IY
near-proc	Procedure in the current program segment
far-proc	Procedure in the other program segment
near-label	Label in the current program segment
short-label	Label in the range, from the end of instruction to the -128 to +127-byte.
far-label	Label in other program segment
memptr16	Word which includes the location's offset in the current program segment to which control attempts to move
memptr32	Double word which includes the location's offset and segment base address in other program segment to which control attempts to move
regptr16	16-bit general register which includes the location's offset in other program segment to which control attempts to move
pop-value	Number of bytes which are dumped from the stack (0 to 64K, usually even number)
fp-op	Immediate value to identify the instruction code of an external floating-point operation coprocessor
R	Register set

**Table 8-2. Legend of Operation Code**

Identifier	Description
W	Byte/word specification bit (0: byte, 1: word). However, when s is 1, sign extended byte data is specified 16-bit operand even if W = 1.
reg	Register field (000 to 111)
reg'	Register field (000 to 111) (source-side register in the instruction which uses two registers)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
s	Sign extension specification bit (0: sign is not extended, 1: sign is extended)
X,XXX,YYY,ZZZ	Data to identify the instruction code of an external floating-point operation coprocessor.

Table 8-3. Legend of Operation Description

Identifier	Description
AW	Accumulator (16-bit)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16-bit)
CW	Register CW (16-bit)
CL	Register CW (lower byte)
DW	Register DW (16-bit)
BP	Base pointer (16-bit)
SP	Stack pointer (16-bit)
PC	Program counter (16-bit)
PSW	Program status word (16-bit)
IX	Index register (source) (16-bit)
IY	Index register (destination) (16-bit)
PS	Program segment register (16-bit)
SS	Stack segment register (16-bit)
DS0	Data segment 0 register (16-bit)
DS1	Data segment 1 register (16-bit)
AC	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
V	Overflow flag
BRK	Break flag
MD	Mode flag
(...)	Contents of memory shown in the parentheses
disp	Displacement (8-/16-bit)
ext-disp 8	16-bit displacement which is sign-extended from 8-bit displacement
temp	Temporary register (8-/16-/32-bit)
TA	Temporary register A (16-bit)
TB	Temporary register B (16-bit)
TC	Temporary register C (16-bit)
tmpcy	Temporary carry flag (1-bit)
seg	Immediate segment register (16-bit)
offset	Immediate offset register (16-bit)
←	Transfer direction
+	Addition
-	Subtraction
x	Multiplication
÷	Division
%	Modulo
Λ	AND
∨	OR
▼	Exclusive-OR
xxH	Numeric value of 2-digit hexadecimal number
xxxxH	Numeric value of 4-digit hexadecimal number

**Table 8-4. Legend of Flag Operation**

Identifier	Description
(Blank)	No change
0	Cleared to 0
1	Set to 1
x	Set or cleared according to the result
U	Undefined
R	Pre-saved value is restored

**Table 8-5. Memory Addressing**

mem \ mod	0 0	0 1	1 0
0 0 0	BW + IX	BW + IX + disp 8	BW + IX + disp 16
0 0 1	BW + IY	BW + IY + disp 8	BW + IY + disp 16
0 1 0	BP + IX	BP + IX + disp 8	BP + IX + disp 16
0 1 1	BP + IY	BP + IY + disp 8	BP + IY + disp 16
1 0 0	IX	IX + disp 8	IX + disp 16
1 0 1	IY	IY + disp 8	IY + disp 16
1 1 0	DIRECT ADDRESS	BP + disp 8	BP + disp 16
1 1 1	BW	BW + disp 8	BW + disp 16

**Table 8-6. Selection of 8-/16-Bit General Registers**

reg, reg'	W = 0	W = 1
000	AL	AW
001	CL	CW
010	DL	DW
011	BL	BW
100	AH	SP
101	CH	BP
110	DH	IX
111	BH	IY

**Table 8-7. Selection of Segment Registers**

sreg
00
01
10
11

DS1  
PS  
SS  
DS0

The instruction set is described in table form on the following pages.

- ★ The clock cycles indicated in the tables represent the time needed for the execution unit to execute instructions, and are based on the following conditions.

- The prefetch time and waiting time to use the bus are not included.
- Zero wait time is assumed for memory access. In other words, one bus cycle's clock cycle equals 4 clock cycles.
- Zero wait time is assumed for I/O access.
- Primitive block transfer instructions and primitive I/O instructions include the repeat prefix.

If the instruction performs both byte and word processing (holding W-bit), the value of the clock cycle is shown as follows:

The left side of / shows the clock cycle for either the byte processing (W=0) or the word processing of an even address (W=1);

The right side of / shows the clock cycle for the word processing of an odd address (W=1).

For the clock cycles of block transfer-related instructions, refer to Table 8-8.

**Table 8-8. Clock Cycles of Block Transfer-related Instructions (1/2)**

Instruction	Clock Cycles			
	Byte processing (W=0)	Word processing (W=1)		
		Odd, odd address	Odd, even address	Even, even address
MOVBK	11+8/rep (11)	11+16/rep (19)	11+12/rep (15)	11+8/rep (11)
CMPBK	7+14/rep (13)	7+22/rep (21)	7+18/rep (17)	7+14/rep (13)
★ INM	9+8/rep (10)	9+16/rep (18)	9+12/rep (14)	9+8/rep (10)
★ OUTM	9+8/rep (10)	9+16/rep (18)	9+12/rep (14)	9+8/rep (10)

Remark Numeric values in parentheses are for single processing.

**Table 8-8. Clock Cycles of Block Transfer-related Instructions (2/2)**

Instruction	Clock Cycles		
	Byte processing (W=0)	Word processing (W=1)	
		Odd address	Even address
CMPM	7+10/rep (7)	7+14/rep (11)	7+10/rep (7)
LDM	7+9/rep (7)	7+13/rep (11)	7+9/rep (7)
STM	7+4/rep (7)	7+8/rep (11)	7+4/rep (7)

Remark Numeric values in parentheses are for single processing.

Instruction Group	Mnemonic	Operand	Operation Code						Operation				Flag					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
MOV	reg,reg'	1 0 0 0 1 0 1 W 1 1 reg reg'	2	2	reg $\leftarrow$ reg'													
	mem,reg	1 0 0 0 1 0 0 W mod reg mem	2 - 4	9/13	(mem) $\leftarrow$ reg													
	reg,mem	1 0 0 0 1 0 1 W mod reg mem	2 - 4	11/15	reg $\leftarrow$ (mem)													
	mem,imm	1 1 0 0 0 1 1 W mod 0 0 0 mem	3 - 6	11/15	(mem) $\leftarrow$ imm													
	reg,imm	1 0 1 1 W reg	2 - 3	4	reg $\leftarrow$ imm													
	acc,dmem	1 0 1 0 0 0 0 W	3	10/14	If W = 0, AL $\leftarrow$ (dmem) If W = 1, AH $\leftarrow$ (dmem+1), AL $\leftarrow$ (dmem)													
	dmem,acc	1 0 1 0 0 0 1 W	3	9/13	If W = 0, (dmem) $\leftarrow$ AL If W = 1, (dmem+1) $\leftarrow$ AH, (dmem) $\leftarrow$ AL													
	sreg,reg16	1 0 0 0 1 1 1 0 1 1 0 sreg reg	2	2	sreg $\leftarrow$ reg16													
	sreg,mem16	1 0 0 0 1 1 1 0 mod 0 sreg mem	2 - 4	11/15	sreg $\leftarrow$ (mem16)													
	reg16,sreg	1 0 0 0 1 1 0 0 1 1 0 sreg reg	2	2	reg16 $\leftarrow$ sreg													
Data transfer instructions	mem16,sreg	1 0 0 0 1 1 0 0 mod 0 sreg mem	2 - 4	10/14	(mem16) $\leftarrow$ sreg													
	DS0,reg16, mem32	1 1 0 0 0 1 0 1 mod reg mem	2 - 4	18/26	reg16 $\leftarrow$ (mem32) DS0 $\leftarrow$ (mem32+2)													
	DS1,reg16, mem32	1 1 0 0 0 1 0 0 mod reg mem	2 - 4	18/26	reg16 $\leftarrow$ (mem32) DS1 $\leftarrow$ (mem32+2)													
	AH,PSW	1 0 0 1 1 1 1	1	2	AH $\leftarrow$ S.Z,x,AC,x,P,x,CY													
	PSW,AH	1 0 0 1 1 1 0	1	3	S.Z,x,AC,x,P,x,CY $\leftarrow$ AH													
	reg16,mem16	1 0 0 0 1 1 0 1 mod reg mem	2 - 4	4	reg16 $\leftarrow$ mem16													
	TRANS	src-table	1 1 0 1 0 1 1 1	1	9	AL $\leftarrow$ (BW+AL)												
	XCH	reg,reg'	1 0 0 0 0 1 1 W 1 1 reg reg'	2	3	reg $\leftarrow$ reg'												
	mem,reg reg,mem	1 0 0 0 0 1 1 W mod reg mem	2 - 4	16/24	(mem) $\leftarrow$ reg													
	AW,reg16 reg16,AW	1 0 0 1 0 reg	1	3	AW $\leftarrow$ reg16													

Instruction Group	Mnemonic	Operand	Operation Code	Operation				Flag			
				Bytes	Clocks	AC	CY	V	P	S	Z
	REPC		7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	1	2					
		0 1 1 0 0 1 0 1									
	REPNC		0 1 1 0 0 1 0 0		1	2					
	REP		1 1 1 1 0 0 1 1		1	2					
	REPE										
	REPZ										
	REPNE		1 1 1 1 0 0 1 0		1	2					
	REPNZ										
	MOVBK	dst-block, src-block	1 0 1 0 0 1 0 W		1						
	CMPBK	src-block, dst-block	1 0 1 0 0 1 1 W		1						
	CMPM	dst-block	1 0 1 0 1 1 W		1						
	LDM	src-block	1 0 1 0 1 0 W		1						
	STM	dst-block	1 0 1 0 1 0 1 W		1						

Primitive block transfer instructions

Instruction Group	Mnemonic	Operand	Operation Code				Bytes	Clocks	Operation	Flag			
			AC	C	Y	V				P	S	Z	
Bit field operation instructions	INS	reg8,reg8*	0 0 0 1 1 1 0 0 1 1 0 0 0 1	3	31 - 117 /35 - 133	16-bit field $\leftarrow$ AW							
		1 1 reg' reg											
		reg8,imm4	0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1	4	31 - 117 /35 - 133	16-bit field $\leftarrow$ AW							
		1 1 0 0 0 reg											
	EXT	reg8,reg8*	0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1	3	26 - 55 /34 - 59	AW $\leftarrow$ 16-bit field							
		1 1 reg' reg											
I/O instructions	reg8,imm4	0 0 0 0 1 1 1 1 0 0 1 1 1 0 1 1	4	26 - 55 /34 - 59	AW $\leftarrow$ 16-bit field								
		1 1 0 0 0 reg											
	IN	acc,imm8	1 1 1 0 0 1 0 W	2	9/13	If W = 0, AL $\leftarrow$ (imm8)							
		acc,DW	1 1 1 0 1 1 0 W	1	8/12	If W = 1, AH $\leftarrow$ (imm8-1), AL $\leftarrow$ (imm8)							
	OUT	imm8,acc	1 1 1 0 0 1 1 W	2	8/12	If W = 0, AH $\leftarrow$ (DW)							
		DW,acc	1 1 1 0 1 1 1 W	1	8/12	If W = 1, AH $\leftarrow$ (DW+1), AL $\leftarrow$ (DW)							
Primitive I/O instructions	INM	dst-block,DW	0 1 1 0 1 1 0 W	1	See Table 8-8	If W = 0, (DW) $\leftarrow$ -AL							
						If W = 1, (DW+1) $\leftarrow$ -AH, (DW) $\leftarrow$ AL							
	OUTM	DW,src-block	0 1 1 0 1 1 1 W	1	See Table 8-8	If W = 0 : N $\leftarrow$ -Y+1; DIR=1; Y $\leftarrow$ Y-1 DIR = 0 : N $\leftarrow$ -Y; DIR=1; Y $\leftarrow$ Y-2							
						If W = 1 (DW+1, DW) $\leftarrow$ -IX+1; DIR=1; X $\leftarrow$ X-1 DIR = 0 : IX $\leftarrow$ -IX+2; DIR=1; X $\leftarrow$ X-2							

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag				
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
ADD	reg,reg'	0 0 0 0 0 1 W 1 1 reg reg'	2	2	2	2	2	2	2	2	reg←reg+reg'					x	x	x	x
	mem,reg	0 0 0 0 0 0 W mod reg mem	2 - 4	16/24	(mem)←(mem)+reg							x	x	x	x	x	x	x	x
	reg,mem	0 0 0 0 0 1 W mod reg mem	2 - 4	11/15	reg←reg+(mem)							x	x	x	x	x	x	x	x
	reg,imm	1 0 0 0 0 0 s W 1 1 0 0 0 reg	3 - 4	4	reg←reg+imm							x	x	x	x	x	x	x	x
	mem,imm	1 0 0 0 0 0 s W mod 0 0 0 mem	3 - 6	18/26	(mem)←(mem)+imm							x	x	x	x	x	x	x	x
	acc,imm	0 0 0 0 0 1 W	2 - 3	4	If W = 0, AL←AL+imm If W = 1, AW←AW+imm							x	x	x	x	x	x	x	x
	ADDc	0 0 0 1 0 0 1 W 1 1 reg reg'	2	2	reg←reg+reg'+CY							x	x	x	x	x	x	x	x
	mem,reg	0 0 0 1 0 0 0 W mod reg mem	2 - 4	16/24	(mem)←(mem)+reg+CY							x	x	x	x	x	x	x	x
	reg,mem	0 0 0 1 0 0 1 W mod reg mem	2 - 4	11/15	reg←reg+(mem)+CY							x	x	x	x	x	x	x	x
	reg,imm	1 0 0 0 0 0 s W 1 1 0 1 0 reg	3 - 4	4	reg←reg+imm+CY							x	x	x	x	x	x	x	x
SUB	mem,imm	1 0 0 0 0 0 s W mod 0 1 0 mem	3 - 6	18/26	(mem)←(mem)+imm+CY							x	x	x	x	x	x	x	x
	acc,imm	0 0 0 1 0 1 0 W	2 - 3	4	If W = 0, AL←AL+imm+CY If W = 1, AW←AW+imm+CY							x	x	x	x	x	x	x	x
	reg,reg'	0 0 1 0 1 0 1 W 1 1 reg reg'	2	2	reg←reg-reg'							x	x	x	x	x	x	x	x
	mem,reg	0 0 1 0 1 0 0 W mod reg mem	2 - 4	16/24	(mem)←(mem)-reg							x	x	x	x	x	x	x	x
	reg,mem	0 0 1 0 1 0 1 W mod reg mem	2 - 4	11/15	reg←reg-(mem)							x	x	x	x	x	x	x	x
	reg,imm	1 0 0 0 0 0 s W 1 1 1 0 1 reg	3 - 4	4	reg←reg-imm							x	x	x	x	x	x	x	x
	mem,imm	1 0 0 0 0 0 s W mod 1 0 1 mem	3 - 6	18/26	(mem)←(mem)-imm							x	x	x	x	x	x	x	x
	acc,imm	0 0 1 0 1 1 W	2 - 3	4	If W = 0, AL←AL-imm If W = 1, AW←AW-imm							x	x	x	x	x	x	x	x
	SUBC	0 0 0 1 1 0 1 W 1 1 reg reg'	2	2	reg←reg-reg'-CY							x	x	x	x	x	x	x	x
	mem,reg	0 0 0 1 1 0 0 W mod reg mem	2 - 4	16/24	(mem)←(mem)-reg-CY							x	x	x	x	x	x	x	x
Addition/subtraction instructions	reg,mem	0 0 0 1 1 0 1 W mod reg mem	2 - 4	11/15	reg←reg-(mem)-CY							x	x	x	x	x	x	x	x
	reg,imm	1 0 0 0 0 0 s W 1 1 0 1 1 reg	3 - 4	4	reg←reg-imm-CY							x	x	x	x	x	x	x	x
	mem,imm	1 0 0 0 0 0 s W mod 0 1 1 mem	3 - 6	18/26	(mem)←(mem)-imm-CY							x	x	x	x	x	x	x	x
	acc,imm	0 0 0 1 1 1 0 W	2 - 3	4	If W = 0, AL←AL-imm-CY If W = 1, AW←AW-imm-CY							x	x	x	x	x	x	x	x

Instruction Group	Mnemonic	Operand	Operation Code								Operation								Flag									
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z				
BCD operation instructions	ADD8S		0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	2	19xn+7	dst BCD string←dst BCD string+src BCD string	*	U	x	U	U	x		
	SUB4S		0	0	0	0	1	1	1	1	0	0	1	0	0	1	0	2	19xn+7	dst BCD string←dst BCD string-src BCD string	*	U	x	U	U	U	x	
	CMP4S		0	0	0	0	1	1	1	1	0	0	1	0	0	1	0	2	19xn+7	dst BCD string-src BCD string	*	U	x	U	U	U	x	
	ROL4	reg8 1 1 0 0 0 reg	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	3	13	mem Upper Lower ALU	Upper Lower ALU	reg	U	x	U	U	U	x
ROR4	mem8	mod 0 0 0 mem	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	3 - 5	28	mem Upper Lower ALU	Upper Lower ALU	reg	U	x	U	U	U	x
	reg8 1 1 0 0 0 reg	0	0	0	0	1	1	1	0	0	1	0	1	0	1	0	0	3	17	mem Upper Lower ALU	Upper Lower ALU	reg	U	x	U	U	U	x
	mem8	mod 0 0 0 mem	0	0	0	0	1	1	1	0	0	1	0	1	0	1	0	3 - 5	32	mem Upper Lower ALU	Upper Lower ALU	reg	U	x	U	U	U	x
	INC	reg8 mem	1	1	1	1	1	1	0	1	1	0	0	reg	2	2	2	reg8←reg8+1 (mem)←(mem)+1		x	x	x	x	x	x			
DEC	reg16 reg8 mem	0 1 0 0 0 reg 1 1 1 1 1 1 0 1 1 0 0 1 reg 1 1 1 1 1 1 1 W mod 0 0 0 mem	1	2	16/24	reg16←reg16+1 (mem)←(mem)-1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			
	reg16 reg8 mem	0 1 0 0 1 reg 1 1 1 1 1 1 1 W mod 0 0 1 mem	1	2	2	reg8←reg8-1 (mem)←(mem)-1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			
	reg16	0 1 0 0 1 reg	1	2	2	reg16←reg16-1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			
	reg16	0 1 0 0 1 reg	1	2	2	reg16←reg16-1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			

n: 1/2 of the number of BCD digits

\*: The number of BCD digits is given at CL register. It is possible to set the values 1 to 254.

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag				
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
MULU	MULU	reg8	1	1	1	0	1	0	1	1	1	0	0	reg	2	21 - 22	AH = 0; CY ← 0, V ← 0 AH ≠ 0; CY ← 1, V ← 1	AW ← AL × reg8	U × x U U U
	mem8	1 1 1 1 0 1 1 0 mod 1 0 0 mem	2 - 4	27 - 28	AW ← AL × (mem8) AH = 0; CY ← 0, V ← 0 AH ≠ 0; CY ← 1, V ← 1														
	reg16	1 1 1 1 0 1 1 1 1 1 0 0 reg	2	29 - 30	DW/AW ← AW × reg16 DW = 0; CY ← 0, V ← 0 DW = 1; CY ← 1, V ← 1														
	mem16	1 1 1 1 0 1 1 1 mod 1 0 0 mem	2 - 4	35 - 36	DW/AW ← AW × (mem16) DW = 0; CY ← 0, V ← 0 DW = 1; CY ← 1, V ← 1														
	MUL	reg8	1 1 1 1 0 1 1 0 1 1 1 0 1 reg	2	33 - 39	AW ← AL × reg8 AH = sign extension of AL; CY ← 0, V ← 0 AH ≠ sign extension of AL; CY ← 1, V ← 1													
	mem8	1 1 1 1 0 1 1 0 mod 1 0 1 mem	2 - 4	39 - 45	AW ← AL × (mem8) AH = sign extension of AL; CY ← 0, V ← 0 AH ≠ sign extension of AL; CY ← 1, V ← 1														
	reg16	1 1 1 1 0 1 1 1 1 1 0 1 reg	2	41 - 47	DW/AW ← AW × reg16 DW = sign extension of AW; CY ← 0, V ← 0 DW ≠ sign extension of AW; CY ← 1, V ← 1														
	mem16	1 1 1 1 0 1 1 1 mod 1 0 1 mem	2 - 4	47 - 53	DW/AW ← AW × (mem16) DW = sign extension of AW; CY ← 0, V ← 0 DW ≠ sign extension of AW; CY ← 1, V ← 1														
	reg16, (reg16')*, imm8	0 1 1 0 1 0 1 1 1 reg reg'	3	28 - 34	reg16 ← reg16' × imm8 Product ≤ 16-bit: CY ← 0, V ← 0 Product > 16-bit: CY ← 1, V ← 1														
	reg16, mem16, imm8	0 1 1 0 1 0 1 1 mod reg mem	3 - 5	34 - 40	reg16 ← (mem16) × imm8 Product ≤ 16-bit: CY ← 0, V ← 0 Product > 16-bit: CY ← 1, V ← 1														
reg16, (reg16')*, imm16	0 1 1 0 1 0 0 1 1 reg reg'	4	36 - 42	reg16 ← reg16' × imm16 Product ≤ 16-bit: CY ← 0, V ← 0 Product > 16-bit: CY ← 1, V ← 1															
	reg16, mem16, imm16	0 1 1 0 1 0 0 1 mod reg mem	4 - 6	42 - 48	reg16 ← (mem16) × imm16 Product ≤ 16-bit: CY ← 0, V ← 0 Product > 16-bit: CY ← 1, V ← 1														

\*: The 2nd operand can be omitted, in which case the same register as for the 1st operand is taken as specified.

Instruction Group	Mnemonic	Operand	Operation Code								Bytes	Clocks	Operation	Flag				
			7	6	5	4	3	2	1	0								
	DIVU	reg8	1 1 1 0 1 1 0 1 1 1 0 1 0 reg	2	19	temp←AW If temp + reg8 ≤ FFH, AH←temp%reg8, AL←temp + reg8 If temp + reg8 > FFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SPI)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI)←PS, PS←TC SP←SP-2, (SP+1, SPI)←PC, PC←TA										U	U	U
		mem8	1 1 1 0 1 1 0 mod 1 1 0 mem	2 - 4	25	temp←AW If temp + (mem8) ≤ FFH, AH←temp%(mem8), AL←temp + (mem8) If temp + (mem8) > FFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SPI)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI)←PS, PS←TC SP←SP-2, (SP+1, SPI)←PC, PC←TA										U	U	U
		reg16	1 1 1 0 1 1 1 1 1 1 0 reg	2	25	temp←DW, AW If temp + reg16 ≤ FFFFH, DW←temp%reg16, AW←temp + reg16 If temp + reg16 > FFFFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SPI)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI)←PS, PS←TC SP←SP-2, (SP+1, SPI)←PC, PC←TA										U	U	U
		mem16	1 1 1 0 1 1 1 mod 1 1 0 mem	2 - 4	30/34	temp←DW, AW If temp + (mem16) ≤ FFFFH, DW←temp%(mem16), AW←temp + (mem16) If temp + (mem16) > FFFFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SPI)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI)←PS, PS←TC SP←SP-2, (SP+1, SPI)←PC, PC←TA										U	U	U

Unsigned division instructions

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag																						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z													
DIV	reg8		1	1	1	0	1	1	0	1	1	1	1	1	reg	2	29 - 34	temp ← AW If temp + reg8 > 0 and temp + reg8 ≤ 7FH, or temp + reg8 < 0 and temp + reg8 > 0 - 7FH - 1, AH ← temp%reg8, AL ← temp + reg8 If temp + reg8 > 0 and temp + reg8 > 7FH, or temp + reg8 < 0 and temp + reg8 ≤ 0 - 7FH - 1, TA ← {001H, 000H}, TC ← {003H, 002H} SP ← SP - 2, (SP+1, SPI) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP+1, SPI) ← PS, FS ← TC SP ← SP - 2, (SP+1, SPI) ← PC, FC ← TA													U	U	U	U	U	U	
	mem8		1	1	1	0	1	1	0	mod	1	1	1	mem		2 - 4	34 - 39	temp ← AW If temp + (mem8) > 0 and temp + (mem8) ≤ 7FH, or temp + (mem8) < 0 and temp + (mem8) > 0 - 7FH - 1, AH ← temp%(mem8), AL ← temp + (mem8) If temp + (mem8) > 0 and temp + (mem8) > 7FH, or temp + (mem8) < 0 and temp + (mem8) ≤ 0 - 7FH - 1, TA ← {001H, 000H}, TC ← {003H, 002H} SP ← SP - 2, (SP+1, SPI) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP+1, SPI) ← PS, FS ← TC SP ← SP - 2, (SP+1, SPI) ← PC, FC ← TA													U	U	U	U	U	U	
	reg16		1	1	1	1	0	1	1	1	1	1	1	reg		2	38 - 43	temp ← DW, AW If temp + reg16 > 0 and temp + reg16 ≤ 7FFFFH, or temp + reg16 < 0 and temp + reg16 > 0 - 7FFFFH - 1, DW ← temp%reg16, AW ← temp + reg16 If temp + reg16 > 0 and temp + reg16 > 7FFFFH, or temp + reg16 < 0 and temp + reg16 ≤ 0 - 7FFFFH - 1, TA ← {001H, 000H}, TC ← {003H, 002H} SP ← SP - 2, (SP+1, SPI) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP+1, SPI) ← PS, FS ← TC SP ← SP - 2, (SP+1, SPI) ← PC, FC ← TA													U	U	U	U	U	U	
	mem16		1	1	1	1	0	1	1	1	mod	1	1	1	mem		2 - 4	43 - 48	temp ← DW, AW If temp + (mem16) > 0 and temp + (mem16) ≤ 7FFFFH, or temp + (mem16) < 0 and temp + (mem16) > 0 - 7FFFFH - 1, DW ← temp%(mem16), AW ← temp + (mem16) If temp + (mem16) > 0 and temp + (mem16) > 7FFFFH, or temp + (mem16) < 0 and temp + (mem16) ≤ 0 - 7FFFFH - 1, TA ← {001H, 000H}, TC ← {003H, 002H} SP ← SP - 2, (SP+1, SPI) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP+1, SPI) ← PS, FS ← TC SP ← SP - 2, (SP+1, SPI) ← PC, FC ← TA													U	U	U	U	U	U
Signed division instructions																																					

Instruction Group	Mnemonic	Operand	Operation Code								Operation								Flag
			Bytes				Clocks				AC CY V P S Z				AC	CY	V	P	
	ADJBA	0 0 1 1 0 1 1 1	1	7	If AL $\wedge$ 0FH > 9 or AC = 1, AL $\leftarrow$ AL + 6 AH $\leftarrow$ AH + 1, AC $\leftarrow$ 1, CY $\leftarrow$ AC, AL $\leftarrow$ AL $\wedge$ 0FH		x	x	U	U	U	x	x	U	U	U	U		
	ADJA	0 0 1 0 0 1 1 1	1	3	If AL $\wedge$ 0FH > 9 or AC = 1, AL $\leftarrow$ AL + 6, AC $\leftarrow$ 1 If AL > 9FH or CY = 1, AL $\leftarrow$ AL + 60H, CY $\leftarrow$ 1		x	x	U	x	x	x	x	U	U	U	U		
	ADJS	0 0 1 1 1 1 1 1	1	7	If AL $\wedge$ 0FH > 9 or AC = 1, AL $\leftarrow$ AL - 6, AC $\leftarrow$ 1 CY $\leftarrow$ AC, AL $\leftarrow$ AL $\wedge$ 0FH		x	x	U	x	x	x	x	U	U	U	U		
	ADJ4S	0 0 1 0 1 1 1 1	1	3	If AL < 0FH > 9 or AC = 1, AL $\leftarrow$ AL - 6, AC $\leftarrow$ 1 If AL > 9FH or CY = 1, AL $\leftarrow$ AL - 60H, CY $\leftarrow$ 1		x	x	U	x	x	x	x	U	U	U	U		
	CVTBD	1 1 0 1 0 1 0 0 0 0 0 1 0 1 0	2	15	AH $\leftarrow$ AL + 0AH, AL $\leftarrow$ AL % 0AH		U	U	x	x	x	x	x	U	U	U	U	x	
	CVTDB	1 1 0 1 0 1 0 1 0 0 0 1 0 1 0	2	7	AH $\leftarrow$ 0, AL $\leftarrow$ AH % 0AH + AL		U	U	x	x	x	x	x	U	U	U	U	x	
	CVTBW	1 0 0 1 1 0 0 0		1	2	If AL < 80H, AH $\leftarrow$ 0. Otherwise, AH $\leftarrow$ FFH.													
	CVTVL	1 0 0 1 1 0 0 1		1	4 - 5	If AW < 8000H, DW $\leftarrow$ 0. Otherwise, DW $\leftarrow$ FFFFH.													
	CMP	reg, reg'	0 0 1 1 1 0 1 W 1 1 reg reg'	2	2	reg - reg'		x	x	x	x	x	x	x	x	x	x	x	
		mem, reg	0 0 1 1 1 0 0 W mod reg mem	2 - 4	11/15	(mem) - reg		x	x	x	x	x	x	x	x	x	x	x	
		reg, mem	0 0 1 1 1 0 1 W mod reg mem	2 - 4	11/15	reg - (mem)		x	x	x	x	x	x	x	x	x	x	x	
		reg, imm	1 0 0 0 0 0 s W 1 1 1 1 1 reg	3 - 4	4	reg - imm		x	x	x	x	x	x	x	x	x	x	x	
		mem, imm	1 0 0 0 0 0 s W mod 1 1 1 mem	3 - 6	13/17	(mem) - imm		x	x	x	x	x	x	x	x	x	x	x	
		acc, imm	0 0 1 1 1 1 0 W		2 - 3	4	If W = 0, AL - imm If W = 1, AW - imm		x	x	x	x	x	x	x	x	x	x	
	NOT	reg	1 1 1 1 0 1 1 W 1 1 0 1 0 reg	2	2	reg $\leftarrow$ $\overline{\text{reg}}$													
		mem	1 1 1 1 0 1 1 W mod 0 1 0 mem	2 - 4	16/24	(mem) $\leftarrow$ $\overline{(mem)}$													
	NEG	reg	1 1 1 1 0 1 1 W 1 1 0 1 1 reg	2	2	reg $\leftarrow$ $\overline{\text{reg}} + 1$								x	x	x	x	x	
		mem	1 1 1 1 0 1 1 W mod 0 1 1 mem	2 - 4	16/24	(mem) $\leftarrow$ $\overline{(mem)} + 1$								x	x	x	x	x	

Instruction Group	Mnemonic	Operand	Operation Code								Bytes	Clocks	Operation	Flag						
			7	6	5	4	3	2	1	0				AC	CY	V	P	S	Z	
TEST	reg,reg'	1 0 0 0 0 1 0 W 1 1	reg' reg	2	2						10/14	4	(mem)&reg	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,reg reg,mem	1 0 0 0 0 1 0 W mod	reg mem	2 - 4										reg&imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 1 1 1 0 1 1 W 1 1 0 0 0 reg		3 - 4											U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 1 1 1 0 1 1 W mod 0 0 0 mem		3 - 6											11/15	(mem)&imm	If W = 0, AL&imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x
	acc,imm	1 0 1 0 1 0 0 W		2 - 3												4	If W = 1, AW&imm16	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x
	reg,reg'	0 0 1 0 0 0 1 W 1 1	reg reg'	2	2										reg->reg&reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,reg	0 0 1 0 0 0 0 W mod	reg mem	2 - 4												16/24	(mem)<-(mem)&reg	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x
	reg,mem	0 0 1 0 0 0 1 W mod	reg mem	2 - 4											11/15	reg->reg&(mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 1 0 0 reg		3 - 4												4	reg->reg&imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x
AND	mem,imm	1 0 0 0 0 0 0 W mod 1 0 0 mem		3 - 6							18/26	(mem)<-(mem)&imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x		
	acc,imm	0 0 1 0 0 1 0 W		2 - 3											4	If W = 0, AL<-AL&imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,reg'	0 0 0 0 1 0 1 W 1 1	reg reg'	2	2											2	reg->reg v reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x
	mem,reg	0 0 0 0 1 0 0 W mod	reg mem	2 - 4											16/24	(mem)<-(mem) v reg	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,mem	0 0 0 0 1 0 1 W mod	reg mem	2 - 4											11/15	reg->reg v (mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 0 0 1 reg		3 - 4											4	reg->reg v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 0 0 0 0 0 0 W mod 0 0 1 mem		3 - 6											18/26	(mem)<-(mem) v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	acc,imm	0 0 0 0 1 1 0 W		2 - 3											4	If W = 0, AL<-AL v imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,reg'	0 0 1 1 0 0 1 W 1 1	reg reg'	2	2										2	reg->reg v reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
OR	mem,reg	0 0 1 1 0 0 0 W mod	reg mem	2 - 4							16/24	(mem)<-(mem) v reg	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x		
	reg,mem	0 0 0 0 1 0 1 W mod	reg mem	2 - 4											11/15	reg->reg v (mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 1 0 1 reg		3 - 4											4	reg->reg v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 0 0 0 0 0 0 W mod 0 0 1 mem		3 - 6											18/26	(mem)<-(mem) v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	acc,imm	0 0 0 0 1 1 0 W		2 - 3											4	If W = 0, AL<-AL v imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,reg'	0 0 1 1 0 0 1 W 1 1	reg reg'	2	2										2	reg->reg v reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,reg	0 0 1 1 0 0 0 W mod	reg mem	2 - 4											11/15	reg->reg v (mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 1 1 0 reg		3 - 4											4	reg->reg v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 0 0 0 0 0 0 W mod 1 1 0 mem		3 - 6											18/26	(mem)<-(mem) v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	acc,imm	0 0 1 1 0 1 0 W		2 - 3											4	If W = 0, AL<-AL v imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
XOR	reg,reg'	0 0 1 1 0 0 1 W 1 1	reg reg'	2	2						16/24	(mem)<-(mem) v reg	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x		
	mem,reg	0 0 1 1 0 0 0 W mod	reg mem	2 - 4											2	reg->reg v reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,mem	0 0 1 1 0 0 1 W mod	reg mem	2 - 4											11/15	reg->reg v (mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 1 1 0 reg		3 - 4											4	reg->reg v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 0 0 0 0 0 0 W mod 1 1 0 mem		3 - 6											18/26	(mem)<-(mem) v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	acc,imm	0 0 1 1 0 1 0 W		2 - 3											4	If W = 0, AL<-AL v imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,reg'	0 0 1 1 0 0 1 W 1 1	reg reg'	2	2										2	reg->reg v reg'	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,reg	0 0 1 1 0 0 0 W mod	reg mem	2 - 4											11/15	reg->reg v (mem)	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	reg,imm	1 0 0 0 0 0 0 W 1 1 1 1 0 reg		3 - 4											4	reg->reg v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	mem,imm	1 0 0 0 0 0 0 W mod 1 1 0 mem		3 - 6											18/26	(mem)<-(mem) v imm	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	
	acc,imm	0 0 1 1 0 1 0 W		2 - 3											4	If W = 0, AL<-AL v imm8	U 0 0 x x x x x x	U 0 0 x x x x x x	U 0 0 x x x x x x	

Logical operation instructions

Instruction Group	Mnemonic	Operand	Operation Code							Bytes	Clocks	Operation	Flag					
			7	6	5	4	3	2	1				AC	CY	V	P	S	Z
TEST1	reg8,CL	0 0 0 1 0 0 0 1 1 0 0 0 reg	3	3	Bit NO.CL of reg8 = 0 : Z←1					U 0 0 U U X								
	mem8,CL	0 0 0 0 mod 0 0 0 mem	3 - 5	8	Bit NO.CL of (mem8) = 0 : Z←1					U 0 0 U U X								
	reg16,CL	0 0 0 1 1 0 0 0 reg	3	3	Bit NO.CL of (mem8) = 1 : Z←0					U 0 0 U U X								
	mem16,CL	0 0 0 1 mod 0 0 0 mem	3 - 5	8/12	Bit NO.CL of reg16 = 0 : Z←1					U 0 0 U U X								
	reg8,imm3	1 0 0 0 1 1 0 0 0 reg	4	4	Bit NO.imm3 of reg8 = 0 : Z←1					U 0 0 U U X								
	mem8,imm3	1 0 0 0 mod 0 0 0 mem	4 - 6	9	Bit NO.imm3 of reg8 = 1 : Z←0					U 0 0 U U X								
	reg16,imm4	1 0 0 1 1 0 0 0 reg	4	4	Bit NO.imm4 of reg16 = 0 : Z←1					U 0 0 U U X								
	mem16,imm4	1 0 0 1 mod 0 0 0 mem	4 - 6	9/13	Bit NO.imm4 of (mem8) = 0 : Z←1					U 0 0 U U X								
NOT1	reg8,CL	0 1 1 0 1 1 0 0 0 reg	3	4	Bit NO.CL of reg8-Bit NO.CL of reg8													
	mem8,CL	0 1 1 0 mod 0 0 0 mem	3 - 5	13	Bit NO.CL of (mem8)-Bit NO.CL of (mem8)													
	reg16,CL	0 1 1 1 1 1 0 0 0 reg	3	4	Bit NO.CL of reg16-Bit NO.CL of reg16													
	mem16,CL	0 1 1 1 mod 0 0 0 mem	3 - 5	13/21	Bit NO.CL of (mem16)-Bit NO.CL of (mem16)													
	reg8,imm3	1 1 1 0 1 1 0 0 0 reg	4	5	Bit NO.imm3 of reg8-Bit NO.imm3 of reg8													
	mem8,imm3	1 1 1 0 mod 0 0 0 mem	4 - 6	14	Bit NO.imm3 of (mem8)-Bit NO.imm3 of (mem8)													
	reg16,imm4	1 1 1 1 1 1 0 0 0 reg	4	5	Bit NO.imm4 of reg16-Bit NO.imm4 of reg16													
	mem16,imm4	1 1 1 1 mod 0 0 0 mem	4 - 6	14/22	Bit NO.imm4 of (mem16)-Bit NO.imm4 of (mem16)													

Bit manipulation instructions

\*: 1st Byte = 0FH  
2nd Byte\*      3rd Byte\*

NOT1	CY	1 1 1 1 0 1 0 1	1	2	CY← $\overline{CY}$				
						x			

Instruction Group	Mnemonic	Operand	Operation Code								Bytes	Clocks	Operation				Flag
			7	6	5	4	3	2	1	0			7	6	5	4	
Bit manipulation instructions	CLR1	reg8,CL	0	0	0	1	0	0	1	0	0	reg	3	5	Bit NO.CL of reg8←0		
		mem8,CL		0	0	1	0	mod	0	0	mem	3 - 5	14	Bit NO.CL of (mem8)←0			
		reg16,CL		0	0	1	1	1	0	0	reg	3	5	Bit NO.CL of reg16←0			
		mem16,CL		0	0	1	1	mod	0	0	mem	3 - 5	14/22	Bit NO.CL of (mem16)←0			
		reg8,imm3		1	0	1	0	1	1	0	0	reg	4	6	Bit NO.imm3 of reg8←0		
		mem8,imm3		1	0	1	0	mod	0	0	mem	4 - 6	15	Bit NO.imm3 of (mem8)←0			
		reg16,imm4		1	0	1	1	1	0	0	reg	4	6	Bit NO.imm4 of reg16←0			
		mem16,imm4		1	0	1	1	mod	0	0	mem	4 - 6	15/23	Bit NO.imm4 of (mem16)←0			
		reg8,CL		0	1	0	0	1	1	0	0	reg	3	4	Bit NO.CL of reg8←1		
		mem8,CL		0	1	0	0	mod	0	0	mem	3 - 5	13	Bit NO.CL of (mem8)←1			
SET1		reg16,CL		0	1	0	1	1	1	0	0	reg	3	4	Bit NO.CL of reg16←1		
		mem16,CL		0	1	0	1	mod	0	0	mem	3 - 5	13/21	Bit NO.CL of (mem16)←1			
		reg8,imm3		1	1	0	0	1	1	0	0	reg	4	5	Bit NO.imm3 of reg8←1		
		mem8,imm3		1	1	0	0	mod	0	0	mem	4 - 6	14	Bit NO.imm3 of (mem8)←1			
		reg16,imm4		1	1	0	1	1	1	0	0	reg	4	5	Bit NO.imm4 of reg16←1		
		mem16,imm4		1	1	0	1	mod	0	0	mem	4 - 6	14/22	Bit NO.imm4 of (mem16)←1			

\*: 1st Byte = 0FH  
2nd Byte\*      3rd Byte\*

CLR1	CY	1 1 1 1 1 0 0 0		1	1	2	CY←0	0
	DR	1 1 1 1 1 1 0 0		1	1	2	DR←0	
SET1	CY	1 1 1 1 1 0 0 1		1	1	2	CY←1	1
	DR	1 1 1 1 1 1 0 1		1	1	2	DR←1	

Instruction Group	Mnemonic	Operand	Operation Code				Bytes	Clocks	Operation	Flag			
			AC	CY	V	P	S	Z		AC	CY	V	P
Shift Instructions	SHL	reg,1	1 1 0 1 0 0 0 W	1 1 1 0 0 reg	2	6	CY-MSB of reg, reg $\leftarrow$ reg $\times 2$ If MSB of reg $\neq$ CY, V $\leftarrow$ 1 If MSB of reg = CY, V $\leftarrow$ 0			U	x	x	x
	mem,1	1 1 0 1 0 0 0 W	mod 1 0 0 mem	2 - 4	16/24	CY-MSB of (mem), (mem) $\leftarrow$ (mem) $\times 2$ If MSB of (mem) $\neq$ CY, V $\leftarrow$ 1 If MSB of (mem) = CY, V $\leftarrow$ 0			U	x	x	x	x
	reg,CL	1 1 0 1 0 0 1 W	1 1 1 0 0 reg	2	7 + n	While temp $\leftarrow$ CL, temp $\neq$ 0, repeats the consecutive operation CY-MSB of reg, reg $\leftarrow$ reg $\times 2$ temp $\leftarrow$ temp-1			U	x	x	x	x
	mem,CL	1 1 0 1 0 0 1 W	mod 1 0 0 mem	2 - 4	19/27 + n	While temp $\leftarrow$ CL, temp $\neq$ 0, repeats the consecutive operation CY-MSB of (mem), (mem) $\leftarrow$ (mem) $\times 2$ temp $\leftarrow$ temp-1			U	x	x	x	x
	reg,imm8	1 1 0 0 0 0 0 W	1 1 1 0 0 reg	3	7 + n	While temp $\leftarrow$ imm8, temp $\neq$ 0, repeats the consecutive operation CY-MSB of reg, reg $\leftarrow$ reg $\times 2$ temp $\leftarrow$ temp-1			U	x	x	x	x
	mem,imm8	1 1 0 0 0 0 0 W	mod 1 0 0 mem	3 - 5	19/27 + n	While temp $\leftarrow$ imm8, temp $\neq$ 0, repeats the consecutive operation CY-MSB of (mem), (mem) $\leftarrow$ (mem) $\times 2$ temp $\leftarrow$ temp-1			U	x	x	x	x
						n: Number of shifts							

Instruction Group	Mnemonic	Operand	Operation Code				Operation				Flag												
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S
SHR	reg,1	1 1 0 1 0 0 0 W 1 1 1 0 1 reg	2	6	CY←LSB of reg, reg←reg+2 MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0		U	x	x	x		U	x	x	x								
	mem,1	1 1 0 1 0 0 0 W mod 1 0 1 mem	2 - 4	16/24	CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem) ≠ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0		U	x	x	x		U	x	x	x								
	reg,CL	1 1 0 1 0 0 1 W 1 1 1 0 1 reg	2	7 + n	While temp=CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp=temp-1		U	x	x	x		U	x	x	x								
	mem,CL	1 1 0 1 0 0 1 W mod 1 0 1 mem	2 - 4	19/27 + n	While temp=CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp=temp-1		U	x	x	x		U	x	x	x								
	reg,imm8	1 1 0 0 0 0 0 W 1 1 1 0 1 reg	3	7 + n	While temp=imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp=temp-1		U	x	x	x		U	x	x	x								
	mem,imm8	1 1 0 0 0 0 0 W mod 1 0 1 mem	3 - 5	19/27 + n	While temp=imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp=temp-1		U	x	x	x		U	x	x	x								
	SHRA	reg,1	1 1 0 1 0 0 0 W 1 1 1 1 1 reg	2	6	CY←LSB of reg, reg←reg+2, V←0 MSB of operand does not change.		U	x	0	x		U	x	0	x							
		mem,1	1 1 0 1 0 0 0 W mod 1 1 1 mem	2 - 4	16/24	CY←LSB of (mem), (mem)←(mem)+2, V←0 MSB of operand does not change.		U	x	0	x		U	x	0	x							
		reg,CL	1 1 0 1 0 0 1 W 1 1 1 1 1 reg	2	7 + n	While temp=CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp=temp-1, MSB of operand does not change.		U	x	x	x		U	x	x	x							
		mem,CL	1 1 0 1 0 0 1 W mod 1 1 1 mem	2 - 4	19/27 + n	While temp=CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp=temp-1, MSB of operand does not change.		U	x	x	x		U	x	x	x							
		reg,imm8	1 1 0 0 0 0 0 W 1 1 1 1 1 reg	3	7 + n	While temp=imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp=temp-1, MSB of operand does not change.		U	x	x	x		U	x	x	x							
	mem,imm8	1 1 0 0 0 0 0 W mod 1 1 1 mem	3 - 5	19/27 + n	While temp=imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp=temp-1, MSB of operand does not change.		U	x	x	x		U	x	x	x								

n: Number of shifts

Instruction Group	Mnemonic	Operand	Operation Code				Bytes	Clocks	Operation	Flag			
			A	C	Y	V				P	S	Z	
Rotate instructions	ROL	reg,1	1 1 0 1 0 0 0 W	1 1 0 0 0 reg	2	6	CY←MSB of reg, reg←regx2+CY MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0		x x				★
	mem,1	1 1 0 1 0 0 0 W	mod 0 0 0 mem	2 - 4	16/24	CY←MSB of (mem), (mem)←(mem)x2+CY MSB of (mem) ≠ CY: V←1 MSB of (mem) = CY: V←0		x x					★
	reg,CL	1 1 0 1 0 0 1 W	1 1 0 0 0 reg	2	7 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←MSB of reg, reg←regx2+CY temp←temp-1		x U					★
	mem,CL	1 1 0 1 0 0 1 W	mod 0 0 0 mem	2 - 4	19/27 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)←(mem)x2+CY temp←temp-1		x U					★
	reg,imm8	1 1 0 0 0 0 0 W	1 1 0 0 0 reg	3	7 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of reg, reg←regx2+CY temp←temp-1		x U					★
	mem,imm8	1 1 0 0 0 0 0 W	mod 0 0 0 mem	3 - 5	19/27 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)←(mem)x2+CY temp←temp-1		x U					★
	ROR	reg,1	1 1 0 1 0 0 0 W	1 1 0 0 1 reg	2	6	CY←LSB of reg, reg←reg+2 MSB of reg←CY MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0		x x				★
	mem,1	1 1 0 1 0 0 0 W	mod 0 0 1 mem	2 - 4	16/24	CY←LSB of (mem), (mem)←(mem)x2 MSB of (mem) ≠ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0		x x				★	
	reg,CL	1 1 0 1 0 0 1 W	1 1 0 0 1 reg	2	7 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←temp-1		x U					★
	mem,CL	1 1 0 1 0 0 1 W	mod 0 0 1 mem	2 - 4	19/27 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem) = CY temp←temp-1		x U					★
	reg,imm8	1 1 0 0 0 0 0 W	1 1 0 0 1 reg	3	7 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←temp-1		x U					★
	mem,imm8	1 1 0 0 0 0 0 W	mod 0 0 1 mem	3 - 5	19/27 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem) = CY temp←temp-1		x U					★

n: Number of shifts

Instruction Group	Mnemonic	Operand	Operation Code								Operation			
							Bytes		Clocks		Flag			
AC		CY		V	P	S	Z							
ROLC	reg,1	1 1 0 1 0 0 0 W	1 1 0 1 0 reg	2	6	tmpcy←CY, CY←MSB of reg reg←reg×2+tmpcy MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0					x	x		
	mem,1	1 1 0 1 0 0 0 W	mod 0 1 0 mem	2 - 4	16/24	tmpcy←CY, CY←MSB of (mem) (mem)←(mem)×2+tmpcy MSB of (mem) ≠ CY: V←1 MSB of (mem) = CY: V←0					x	x		
	reg,CL	1 1 0 1 0 0 1 W	1 1 0 1 0 reg	2	7 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of reg reg←reg×2+tmpcy temp←temp-1					U	x		
	mem,CL	1 1 0 1 0 0 1 W	mod 0 1 0 mem	2 - 4	19/27 + n	While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of (mem) (mem)←(mem)×2+tmpcy temp←temp-1					U	x		
	reg,imm8	1 1 0 0 0 0 0 W	1 1 0 1 0 reg	3	7 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of reg reg←reg×2+tmpcy temp←temp-1					U	x		
	mem,imm8	1 1 0 0 0 0 0 W	mod 0 1 0 mem	3 - 5	19/27 + n	While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of (mem) (mem)←(mem)×2+tmpcy temp←temp-1					U	x		
			Rotate instructions											

n: Number of shifts

Instruction Group	Mnemonic	Operand	Operation Code	Bytes	Clocks	Operation	Flag				
							AC	CY	V	P	
	RORC	reg, <sub>1</sub>	1 1 0 1 0 0 0 W	1 1 0 1 1 reg	2	6	tmpcy ← CY, CY ← LSB of reg reg ← reg + 2 MSB of reg ← tmpcy MSB of reg ≠ the consecutive bit of MSB of reg: V ← 1 MSB of reg = the consecutive bit of MSB of reg: V ← 0	x	x		
	mem, <sub>1</sub>	1 1 0 1 0 0 0 W	mod 0 1 1 mem	2 - 4	16/24	tmpcy ← CY, CY ← LSB of (mem) (mem) ← (mem) + 2 MSB of (mem) ← tmpcy MSB of (mem) ≠ the consecutive bit of MSB of (mem): V ← 1 MSB of (mem) = the consecutive bit of MSB of (mem): V ← 0	x	x			
	reg,CL	1 1 0 1 0 0 1 W	1 1 0 1 1 reg	2	7 + n	While temp ← CL and temp ≠ 0, repeats the consecutive operation tmpcy ← CY, CY ← LSB of reg reg ← reg + 2 MSB of reg ← tmpcy temp ← temp - 1	x	U			
	mem,CL	1 1 0 1 0 0 1 W	mod 0 1 1 mem	2 - 4	19/27 + n	While temp ← CL and temp ≠ 0, repeats the consecutive operation tmpcy ← CY, CY ← LSB of (mem) (mem) ← (mem) + 2 MSB of (mem) ← tmpcy temp ← temp - 1	x	U			
	reg,imm8	1 1 0 0 0 0 0 W	1 1 0 1 1 reg	3	7 + n	While temp ← imm8 and temp ≠ 0, repeats the consecutive operation tmpcy ← CY, CY ← LSB of reg reg ← reg + 2 MSB of reg ← tmpcy temp ← temp - 1	x	U			
	mem,imm8	1 1 0 0 0 0 0 W	mod 0 1 1 mem	3 - 5	19/27 + n	While temp ← imm8, temp ≠ 0, repeats the consecutive operation tmpcy ← CY, CY ← LSB of (mem) (mem) ← (mem) + 2 MSB of (mem) ← tmpcy temp ← temp - 1	x	U			

Rotate instructions

n: Number of shifts

Instruction Group	Mnemonic	Operand	Operation Code								Bytes	Clocks	Operation	Flag			
			7	6	5	4	3	2	1	0							
CALL	near-proc	1 1 1 0 1 0 0 0									3	16/20	SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PC PC $\leftarrow$ PC+disp				
	regptr16	1 1 1 1 1 1 1 0	reg								2	14/18	SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PC PC $\leftarrow$ regptr16				
	memptr16	1 1 1 1 1 1 1 0	mod 0 1 0	mem							2 - 4	23/31	TA $\leftarrow$ (memptr16) SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PC, PC $\leftarrow$ TA				
	far-proc	1 0 0 1 1 0 1 0									5	21/29	SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PS, PS $\leftarrow$ seg SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PC, PC $\leftarrow$ offset				
	memptr32	1 1 1 1 1 1 1 0	mod 0 1 1	mem							2 - 4	31/47	TA $\leftarrow$ (memptr32), TB $\leftarrow$ (memptr32+2) SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PS, PS $\leftarrow$ TB SP $\leftarrow$ SP-2, (SP+1, SP) $\leftarrow$ PC, PC $\leftarrow$ TA				
	RET	1 1 0 0 0 0 1 1									1	15/19	PC $\leftarrow$ (SP+1, SP) SP $\leftarrow$ SP+2				
	pop-value	1 1 0 0 0 0 1 0									3	20/24	PC $\leftarrow$ (SP+1, SP) SP $\leftarrow$ SP+2, SP $\leftarrow$ SP+pop-value				
Subroutine control instructions																	

★ ★ ★ ★ ★

Instruction Group	Mnemonic	Operand	Operation Code								Operation						Flag									
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z		
Stack manipulation instructions	PUSH	mem16	1	1	1	1	1	1	mod	1	1	0	mem	2	-4	18/26	SP $\leftarrow$ SP-2 (SP+1, SP) $\leftarrow$ (nem16)									
		reg16	0	1	0	1	0	reg			1	8/12	(SP+1, SP) $\leftarrow$ reg16													
		sreg	0	0	0	sreg	1	1	0		1	8/12	(SP+1, SP) $\leftarrow$ sreg													
		PSW	1	0	0	1	1	0	0		1	8/12	(SP+1, SP) $\leftarrow$ PSW													
		R	0	1	1	0	0	0	0		1	35/67	Push registers on the stack													
		imm8	0	1	1	0	1	0	1	0	2	7/11	(SP-1, SP-2) $\leftarrow$ Sign extension of imm8 SP $\leftarrow$ SP-2													
		imm16	0	1	1	0	1	0	0	0	3	8/12	(SP-1, SP-2) $\leftarrow$ imm16 SP $\leftarrow$ SP-2													
		mem16	1	0	0	0	1	1	mod	0	0	0	mem	2	-4	17/25	(mem16) $\leftarrow$ (SP-1, SP-2)									
		reg16	0	1	0	1	1	reg			1	8/12	reg16 $\leftarrow$ (SP-1, SP-2)													
		sreg	0	0	0	sreg	1	1			1	8/12	(SP-1, SP-2) $\leftarrow$ sreg													
Branch instructions		PSW	1	0	0	1	1	0	1		1	8/12	(SP-1, SP-2) $\leftarrow$ PSW													
		R	0	1	1	0	0	0	0	1	1	43/75	Pop registers from the stack													
		PREPARE	imm16, imm8	1	1	0	0	1	0	0	0	4	*	Prepare New Stack Frame												
		DISPOSE		1	1	0	0	1	0	0	1	1	6/10	Dispose of Stack Frame												
		BR	near-label	1	1	1	0	1	0	0	1	3	13	PC $\leftarrow$ PC+disp												
		short-label	1	1	1	0	1	0	1	1		2	12	PC $\leftarrow$ PC+ext-disp8												
		regptr16	1	1	1	1	1	1	1	1	0	0	reg	2	-4	11	PC $\leftarrow$ regptr16									
		memptr16	1	1	1	1	1	1	1	mod	1	0	0	mem	2	-4	20/24	PC $\leftarrow$ (memptr16)								
		far-label	1	1	1	0	1	0	1	0		5	15	PS $\leftarrow$ seg PC $\leftarrow$ offset												
		memptr32	1	1	1	1	1	1	1	mod	1	0	1	mem	2	-4	27/35	PS $\leftarrow$ (memptr32+2) PC $\leftarrow$ (memptr32)								

\*: If imm8 = 0, 12/16  
 If imm8  $\geq$  1,  $(19\cdot8)(imm8-1)/(23+16(imm8-1))$

Instruction Group	Mnemonic	Operand	Operation Code								Bytes	Clocks <sup>Notes</sup>	Operation				Flag
			7	6	5	4	3	2	1	0			14/4	if V = 1	PC → PC+ext-disp8	PC → PC+ext-disp8	
	BV	short-label	0	1	1	1	0	0	0	0	2	14/4	if V = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNV	short-label	0	0	0	1	0				2	14/4	if V = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BC	short-label	0	0	1	0					2	14/4	if CY = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BL	short-label	0	0	1	1					2	14/4	if CY = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNC	short-label	0	0	1	1					2	14/4	if Z = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNL	short-label	0	1	0	0					2	14/4	if Z = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BE	short-label	0	1	0	0					2	14/4	if CY v Z = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BZ	short-label	0	1	0	1					2	14/4	if Z = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNE	short-label	0	1	1	0					2	14/4	if CY v Z = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNZ	short-label	0	1	1	0					2	14/4	if CY v Z = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BNH	short-label	0	1	1	0					2	14/4	if CY v Z = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BH	short-label	0	1	1	1					2	14/4	if CY v Z = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BN	short-label	1	0	0	0					2	14/4	if S = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BP	short-label	1	0	0	1					2	14/4	if S = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BPE	short-label	1	0	1	0					2	14/4	if P = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BPO	short-label	1	0	1	1					2	14/4	if P = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BLT	short-label	1	1	0	0					2	14/4	if S ≠ V = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BGE	short-label	1	1	0	1					2	14/4	if S ≠ V = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BLE	short-label	1	1	1	0					2	14/4	if (S ≠ V) v Z = 1	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BGT	short-label	1	1	1	1					2	14/4	if (S ≠ V) v Z = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	DBNZNE	short-label	1	1	1	0	0	0	0	0	2	14/5	CW = CW-1 if Z = 0 and CY ≠ 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	DBNZE	short-label	0	0	0	1					2	14/5	CW = CW-1 if Z = 1 and CY ≠ 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	DBNZ	short-label	0	0	1	0					2	13/5	CW = CW-1 if CW ≠ 0	PC → PC+ext-disp8	PC → PC+ext-disp8		
	BCWZ	short-label	0	0	1	1					2	13/5	if CW = 0	PC → PC+ext-disp8	PC → PC+ext-disp8		

Conditional branch instructions

Note Condition judgement: True/False

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag												
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0									
	BRK	3	1 1 0 0 1 1 0 0							1	38/50	TA←(00DH, 00CH), TC←(00FH, 00EH) SP←SP-2, (SP+1, SPI←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI←PS, PS←TC SP←SP-2, (SP+1, SPI←PC, PC←TA															
	imm8 (#3)	1 1 0 0 1 1 0 1								2	38/50	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SPI←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI←PS, PS←TC SP←SP-2, (SP+1, SPI←PC, PC←TA															
	BRKV		1 1 0 0 1 1 1 0							1	Note1	If V = 1, TA←(011H, 010H), TC←(013H, 012H) SP←SP-2, (SP+1, SPI←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI←PS, PS←TC SP←SP-2, (SP+1, SPI←PC, PC←TA															
	RETI		1 1 0 0 1 1 1 1							1	27/39	PC←(SP+1, SP), PS←(SP+3, SP+2), PSW←(SP+5, SP+4), SP←SP-6				R	R	R	R								
	BRKEM	imm8	0 0 0 0 1 1 1 1	1	1	1	1	1	1	1	3	38/50	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SPI←PSW, MD←0 Enables MD to be written SP←SP-2, (SP+1, SPI←PS, PS←TC SP←SP-2, (SP+1, SPI←PC, PC←TA														
	CHKIND	reg16,mem32	0 1 1 0 0 0 1 0	mod	reg	mem				2 - 4	Note2	If (mem32) > reg16 or (mem32 + 2) < reg16, TA←(014H, 014H), TC←(017H, 016H) SP←SP-2, (SP+1, SPI←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SPI←PS, PS←TC SP←SP-2, (SP+1, SPI←PC, PC←TA															
Interrupt instructions																											

- Notes 1. If V=1, 40/52  
 If V=0, 3  
 2. If interrupt conditions are satisfied, (53-56)/(73-76)  
 If interrupt conditions are not satisfied, 18/26

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
	HALT		1	1	1	1	0	1	0	0	1	2	2	CPU Halt						
	POLL		1	0	0	1	1	0	1	1	1	2 + 5n	2	Poll and wait	n: Number of POLL pin samplings					
	DI		1	1	1	1	1	0	1	0	1	2	2	IE←0						
	EI		1	1	1	1	1	0	1	1	1	2	2	IE←1						
	BUSLOCK		1	1	1	1	0	0	0	0	1	2	2	Bus Lock Prefix						
	FPO1	fp-op	1	1	0	1	1	X	X	1	1	Y	Y	Z	Z	2	2	No Operation		
		fp-op,mem	1	1	0	1	1	X	X	mod	Y	Y	mem	2 - 4	11/15	data bus←(mem)				
	FPO2	fp-op	0	1	1	0	0	1	1	X	1	1	Y	Y	Z	Z	2	2	No Operation	
		fp-op,mem	0	1	1	0	0	1	1	X	mod	Y	Y	mem	2 - 4	11/15	data bus←(mem)			
	NOP		1	0	0	1	0	0	0	0	1	3	3	No Operation						
	*		*	*	*	*	*	*	*	*	0	0	1	sreg	1	1	0	1	2	Segment overlaid prefix

\*: DS0:, DS1:, PS:, SS:

Instruction Group	Mnemonic	Operand	Operation Code								Operation				Flag				
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
8	RETEM		1	1	1	0	1	0	1	1	1	1	1	0	1	2	27/39	PC←(SP+1, SP), PS←(SP+3, SP+2), PSW←(SP+5, SP+4), SR←SP+6, disable MD to be written	
0	CALLN	imm8	1	1	1	0	1	1	0	1	1	1	0	1	0	1	3	38/58	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SP)←PSW, MD←1 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA

## 9. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Rating ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	V <sub>DD</sub>		-0.5 to +7.0	V
Input voltage	V <sub>I</sub>		-0.5 to V <sub>DD</sub> +0.3	V
★ CLK input voltage	V <sub>K</sub>	V <sub>DD</sub> = 5 V ±10 %	-0.5 to V <sub>DD</sub> +1.0	V
Output voltage	V <sub>O</sub>		-0.5 to V <sub>DD</sub> +0.3	V
Operating ambient temperature	T <sub>opt</sub>		-40 to +85	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

- Cautions 1.** Do not connect output (and bidirectional) pins each other. Do not connect output (or bidirectional) pins directly to the V<sub>DD</sub>, V<sub>CC</sub>, or GND line. However, open drain pin and open collector pins can be directly connected to V<sub>DD</sub>, V<sub>CC</sub>, or GND line. If timing design is made so that no signal conflict occurs, three-state pins can also be connected directly to three-state pins of external circuit.
- 2.** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

**DC Characteristics** (μPD70116-5  $T_a = -40$  to  $+85^\circ\text{C}$ , V<sub>DD</sub> = 5 V ±10 %)

(μPD70116-8  $T_a = -10$  to  $+70^\circ\text{C}$ , V<sub>DD</sub> = 5 V ±5 %)

(μPD70116-10  $T_a = -10$  to  $+70^\circ\text{C}$ , V<sub>DD</sub> = 5 V ±5 %)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH</sub>		2.2		V <sub>DD</sub> +0.3	V
Input voltage, low	V <sub>IL</sub>		-0.5		0.8	V
CLK input voltage, high	V <sub>KH</sub>		3.9		V <sub>DD</sub> +1.0	V
CLK input voltage, low	V <sub>KL</sub>		-0.5		0.6	V
Output voltage, high	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	0.7V <sub>DD</sub>			V
Output voltage, low	V <sub>OL</sub>	I <sub>OL</sub> = 2.5 mA			0.4	V
Input leakage current, high	I <sub>IH</sub>	V <sub>I</sub> = V <sub>DD</sub>			10	μA
Input leakage current, low	I <sub>IL</sub>	V <sub>I</sub> = 0 V			-10	μA
Output leakage current, high	I <sub>OH</sub>	V <sub>O</sub> = V <sub>DD</sub>			10	μA
Output leakage current, low	I <sub>OL</sub>	V <sub>O</sub> = 0 V			-10	μA
HLD/RQ input current, high	I <sub>HAH</sub>	V <sub>I</sub> = V <sub>DD</sub>			10	μA
HLD/RQ input current, low	I <sub>HAL</sub>	V <sub>I</sub> = 0 V			-0.5	mA
Power supply current	I <sub>DD</sub>	70116-5		30	60	mA
		70116-8		45	80	mA
		70116-10		60	100	mA
		70116-5		5	10	mA
		70116-8		6	12	mA
		70116-10		7	14	mA

★ Remark TYP. value is reference at  $T_a = 25^\circ\text{C}$  and V<sub>DD</sub> = 5.0 V.

**Capacitance ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 0 \text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_i$	$f_c = 1 \text{ MHz}$			15	pF
I/O capacitance	$C_{io}$	Unmeasured pins returned to 0 V			15	pF

**AC Characteristics ( $\mu$ PD70116-5  $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ )**

( $\mu$ PD70116-8  $T_a = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 5\%$ )

( $\mu$ PD70116-10  $T_a = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 5\%$ )

Common to large/small scales

70116-5

70116-8

70116-10

Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Clock cycle	$t_{CYK}$		200	500	125	500	100	500	ns
Clock pulse high-level width	$t_{KKH}$	$V_{KH} = 3.0 \text{ V}$	69		44		41		ns
Clock pulse low-level width	$t_{KLL}$	$V_{KL} = 1.5 \text{ V}$	90		60		49		ns
Clock rise time	$t_{KR}$	1.5 to 3.0 V		10		10		5	ns
Clock fall time	$t_{KF}$	3.0 to 1.5 V		10		10		5	ns
RESET release delay time	$t_{DVRST}$	$V_{DD} = 4.5 \text{ V}$	1		1		1		μs
RESET setup time (to CLK ↑)	$t_{SRSTK}$		15		15		15		ns
RESET hold time (from CLK ↑)	$t_{HKRST}$		15		15		15		ns
RESET high-level width	$t_{WRSTH}$		4 $t_{CYK}$		4 $t_{CYK}$		4 $t_{CYK}$		ns
READY inactive setup time (to CLK ↓)	$t_{SRYLK}$		-8		-8		-10		ns
READY inactive hold time (from CLK ↑)	$t_{HKRYH}$		30		20		20		ns
READY active setup time (to CLK ↑)	$t_{SRYHK}$		$t_{KKL}-8$		$t_{KKL}-8$		$t_{KKL}-10$		ns
READY active hold time (from CLK ↑)	$t_{HKRYL}$		30		20		20		ns
Data setup time (to CLK ↓)	$t_{SDX}$		30		20		10		ns
Data hold time (from CLK ↓)	$t_{HKD}$		10		10		10		ns
NMI, INT, POLL setup time (to CLK ↑)	$t_{SIK}$		30		15		15		ns
Input rise time (except CLK)	$t_{IR}$	0.8 to 2.2 V		20		20		20	ns
Input fall time (except CLK)	$t_{IF}$	2.2 to 0.8 V		12		12		12	ns
Output rise time	$t_{OR}$	0.8 to 2.2 V		20		20		20	ns
Output fall time	$t_{OF}$	2.2 to 0.8 V		12		12		12	ns

**Note** Applied only when using the  $\mu$ PD70116GC-10-3B6 and the  $\mu$ PD70116L-10.

## AC Characteristics (cont'd)




Small scale

Parameter	Symbol	Conditions	70116-5	70116-8	70116-10				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Address delay time from CLK↓	tdKA	$C_L = 100 \text{ pF}$	10	90	10	60	10	48	ns
Address hold time from CLK↓	tHKA		10		10		10		ns
PS delay time from CLK↓	tdKP		10	90	10	60	10	50	ns
PS float delay time from CLK↑	tfKP		10	80	10	60	10	50	ns
Address setup time (to ASTB↓)	tsAST		tkKL-60		tkKL-30		tkKL-30		ns
Address float delay time from CLK↓	tfKA		tHKA	80	tHKA	60	tHKA	50	ns
ASTB↑ delay time from CLK↓	tdKSTH			80		50		40	ns
ASTB↓ delay time from CLK↑	tdKSTL			85		55		45	ns
ASTB high-level width	tSTST		tkKL-20		tkKL-10		tkKL-10		ns
Address hold time from ASTB↓	tHSTA		tkKH-10		tkKH-10		tkKH-10		ns
Control delay time from CLK	tdKCT		10	110	10	65	10	55	ns
RD↓ from address float	tAFRL		0		0		0		ns
RD↓ delay time from CLK↓	tdKRl		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	tdKRH		10	150	10	80	10	60	ns
Address delay time from RD↑	tdRHA		tcYK-45		tcYK-40		tcYK-35		ns
RD low-level width	tRR		2tcYK-75		2tcYK-50		2tcYK-40		ns
Data output delay time from CLK↓	tdKD		10	90	10	60	10	50	ns
Data float delay time from CLK↓	tfKD		10	80	10	60	10	50	ns
WR low-level width	tWW		2tcYK-60		2tcYK-40		2tcYK-35		ns
HLDREQ setup time (to CLK↑)	tSHAK		35		20		20		ns
HLDACK delay time from CLK↓	tdKHA		10	160	10	100	10	60	ns
BUFEN↑ from WR↑	twCT		tkKL-20		tkKL-20		tkKL-20		ns


## AC Characteristics (cont'd)


Large scale

Parameter	Symbol	Conditions	70116-5		70116-8		70116-10		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Address delay time from CLK↓	tdKA	CL = 100 pF	10	90	10	60	10	48	ns
Address hold time from CLK↓	thKA		10		10		10		ns
PS delay time from CLK↓	tdKP		10	90	10	60	10	50	ns
PS float delay time from CLK↑	tfKP		10	80	10	60	10	50	ns
Address float delay time from CLK↓	tfKA		thKA	80	thKA	60	thKA	50	ns
Address delay time from RD↑	tdRHA		tcYK-45		tcYK-40		tcYK-35		ns
ASTB↑ delay time from BS↓	tDBST			15		15		15	ns
BS↓ delay time from CLK↑	tdKBL		10	110	10	60	10	50	ns
BS↑ delay time from CLK↓	tdKBH		10	130	10	65	10	50	ns
RD↓ delay time from address float	tdAFRL		0		0		0		ns
RD↓ delay time from CLK↓	tdKRL		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	tdKRH		10	150	10	80	10	60	ns
RD low-level width	trR		2tcYK-75		2tcYK-50		2tcYK-40		ns
Data output delay time from CLK↓	tdKD		10	90	10	60	10	50	ns
Data float delay time from CLK↓	tfKD		10	80	10	60	10	50	ns
AK delay time from CLK↓	tdKAK			70		50		40	ns
RQ setup time (to CLK↑)	tsRQK		20		10		9		ns
RQ hold time (from CLK↓)	thKRQ1		0		0		0		ns
RQ hold time (from CLK↑)	thKRQ2		40		30		20		ns



**AC Test Input Waveform (Except CLK)****AC Test Output Test Points****Load Condition**

**Caution** If load capacitance exceeds 100 pF due to the configuration of circuits, lower the load capacitance to 100 pF or less by inserting a buffer, etc.


**Clock Timing**

**Wait (Ready) Timing**

**Note** It is necessary to fix the READY signal to low (or to high) during this period.


**POLL, NMI, INT Input Timing****BUSLOCK Output Timing**

## Read Timing (Small Scale)




Remark A broken line shows high impedance.

## Write Timing (Small Scale)




Remark A broken line shows high impedance.

## Read Timing (Large Scale)




**Remark** A broken line shows high impedance.


## Write Timing (Large Scale)




**Remark** A broken line shows high impedance.

**Interrupt Acknowledge Timing**

**Remark** A broken line shows high impedance.

**Reset Timing**


## Hold Request/Acknowledge Timing (Small Scale)



Notes 1. AD0-AD15

2. A16/PS0-A19/PS3,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{IO/M}$ ,  $\overline{BUF_R/W}$ ,  $\overline{BUFEN}$ ,  $\overline{UBE}$

## Bus Request/Acknowledge Timing (Large Scale)



Notes 1. AD0-AD15

2. A16/PS0-A19/PS3,  $\overline{RD}$ , BS0-BS2,  $\overline{BUSLOCK}$

3.  $\overline{RQn}$  (Input) : Request pulse


4.  $\overline{AKn}$  (Output): Acknowledge pulse

5.  $\overline{RQn}$  (Input) : Release pulse

**10. PACKAGE DRAWINGS**

PAGE(S) INTENTIONALLY BLANK

PAGE(S) INTENTIONALLY BLANK

44 PIN PLASTIC QFJ ( $\square$ 650 mil)

P44L-50A1-2

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	$17.5 \pm 0.2$	$0.689 \pm 0.008$
B	16.58	0.653
C	16.58	0.653
D	$17.5 \pm 0.2$	$0.689 \pm 0.008$
E	$1.94 \pm 0.15$	$0.076 \pm 0.006$
F	0.6	0.024
G	$4.4 \pm 0.2$	$0.173 \pm 0.008$
H	$2.8 \pm 0.2$	$0.110 \pm 0.008$
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
M	$0.40 \pm 0.10$	$0.016 \pm 0.004$
N	0.12	0.005
P	$15.50 \pm 0.20$	$0.610 \pm 0.008$
Q	0.15	0.006
T	R 0.8	R 0.031
U	$0.20 \pm 0.10$	$0.008 \pm 0.004$

## 11. RECOMMENDED SOLDERING CONDITIONS



Solder this product under the soldering conditions indicated below.

For further information on the recommended soldering conditions, refer to information document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (IEI-1207)".

For soldering methods and conditions other than those of recommended, consult NEC.

**Table 11-1. Soldering Conditions for Types of Surface Mounting Device**

### (1) μPD70116GC-xx-3B6: 52-pin plastic QFP (□ 14 mm)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit <sup>Note</sup> : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit <sup>Note</sup> : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Wave soldering	Solder tab temperature: 260 °C max., Time: 10 seconds max., Number of reflow process: 1 Exposure limit <sup>Note</sup> : 7 days (10 hours pre-baking is required at 125 °C afterwards) Preheating temperature: 120 °C max. (package surface temperature)	WS60-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	—

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply two or more soldering methods (except partial heating) in combination.

#### Information

Recommended soldering conditions for some parts of this product have been upgraded.  
(Improvements mode: Infrared ray reflow peak temperature expansion (235 °C), twice, restrictions on days, etc.)  
For details, consult NEC.

### (2) μPD70116L-xx: 44-pin plastic QFJ (□ 650 mil)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit <sup>Note</sup> : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit <sup>Note</sup> : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	—

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply two or more soldering methods (except partial heating) in combination.

**Table 11-2. Soldering Conditions for Types of Insert Mounting Device**

$\mu$ PD70116C-xx: 40-pin plastic DIP (600 mil)

Soldering method	Soldering condition
Wave soldering (Only leads)	Solder tab temperature: 260 °C max., Time: 10 seconds max.
Partial heating	Pin temperature: 260 °C max., Time: 10 seconds max.

**Caution** Solder only the leads by means of wave soldering, and exercise care that the jetted solder does not come in contact with the package.